Network Attached Hardware Block (NAHB) Framework

Date

2018-12

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Modern FPGA (Field Programmable Gate Array) systems have significant data processing capabilities but limited memory and storage. This thesis creates a common framework by which multiple logic modules within one or more FPGAs may offload data to and access data from connected resources such as a server or other FPGA/SoC system on a network. This implementation, which will be called the Network Attached Hardware Block (NAHB) framework is entirely hardware based and maintains high throughput and low latency without a software/firmware network stack. The proposed protocol may be utilized across various physical layer types, but will be designed to function on a Gigabit Ethernet network as an example. Such a common framework allows for robust and simplified development of multi-FPGA systems that can take advantage of local or network connected resources. This framework shares a network connection between multiple endpoints within a device and will allow for arbitration between endpoints.

Description

Keywords

FPGA, NAHB, Ethernet, Networks

Citation