A MICROPROGRAMMED MIX 1009
EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

# A Thesis <br> Presented to <br> the Faculty of the Department of Computer Science University of Houston 

In Partial Fulfillment of the Requirements for the Degree Master of Science

## by

T. Don Dennis

August, 1975

## A MICROPROGRAMMED MIX 1009

## EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

A Thesis<br>Presented to<br>the Faculty of the Department of Computer Science University of Houston

In Partial Fulfillment of the Requirements for the Degree

Master of Science by
T. Don Dennis

August, 1975

## ABSTRACT

The design and implementation of a MIX 1009 emulator for the Microdata 1600/30 are presented. Major design alternatives such as allocation of file registers, allocation of main memory, selection of byte sizes and codes are presented in detail.

Insights from false starts are treated as valuable experiences. The evolution of the system involved one major false start as well as many minor ones. The major false start is discussed in an entire chapter and the minor ones are discussed throughout.

Major firmware logic problems are also discussed in detail. The final system is presented through discussion, a users manual, system flowcharts and listing of the microcode.
CHAPTER PAGE
I. INTRODUCTION ..... 1
II. THE FIRST ATTEMPT ..... 25
III. THE SECOND ATTEMPT ..... 51
IV. USER'S GUIDE ..... 103
V. FLOWCHARTS ..... 124
VI. MICROPROGRAM LISTINGS ..... 184
VII. CONCLUSION ..... 279
REFERENCES ..... 282
I. INTRODUCTION:

Computer Science educators often discuss which computers should be studied in introductory classes involving machinelevel programming. Although there is no unanimous agreement, many feel that the computer itself is of no importance so long as it provides a typical example of "machine language". Donald Knuth has noted the following:
"There has been some feeling that it is advantageous to have a 'machine-independent machine' which does not change from year to year, and which does not have too many idosyncrasies that tend to waste classroom time." (1)

Knuth calls his machine MIX. MIX is designed to be a computer "which is very much like nearly every computer now in existence (except that it is, perhaps nicer). The language of MIX has been designed to be powerful enough to allow brief programs to be written for most algorithms, yet simple enough so that its operations are easily learned." (1)

The justification for MIX then, is that it satisfies the need for a generalized machine and language to be used as a teaching aid in introductory programming classes.

The step following the design of the computer, is the implementation of the machine. Students can then test their programs and gain a deeper understanding of the problems of computing.

There are at present 3 methods for realizing any machine design: .

1. Build the computer.
2. Emulate the computer by means of firmware.
3. Simulate the computer via a software package.

Since MIX is meant to be a teaching tool to be used in an educational environment, a hardware implementation would be difficult to justify in terms of the time and money required to achieve such a computer. Most educational environments have large scale and small scale computer systems readily available for program development, thus either method 2 or method 3 seem to be the proper direction to proceed.

Implementation of MIX via software, either on a large scale computer or a mini-computer, is feasible. This approach has several advantages and disadvantages. If the simulation were done on a large scale system, then the simulator as well as the MIX assembler might be written in a high level language, thus making program development easier. There would be no problem simulating all of MIX memory and the closed shop practices imposed on most large systems might produce faster turn around. However, the simulator would be slow since it must first assemble the MIX assembly language into MIX machine code, and then execute the MIX machine code. The execution of each MIX machine instruction entails the execution of many host machine instructions, the
inefficiency of simulation somewhat offsets its advantages, particularly on a large computer, since expensive system resources are tied up for relatively long periods of time while MIX programs are running. The advantages of simulating in a closed shop are also diminished since students are not allowed to touch the machine. Sometimes this fosters the "Big Black Box" concept of computing.

The "Big Black Box" problem is solved by simulating on a mini-computer. Most small computers are batch systems, but many are console-mode or hands-on systems, i.e. the students must operate the machine themselves. Small machines may be easily dedicated to simulating MIX since resources are less expensive. Nevertheless, there are problems. Hands-on operation does improve the students concept of the computer, but through-put is demolished since each student must learn to operate the machine by trial and error. Simulating MIX and its 4 K word ( 31 bit ) memory is at least troublesome since most mini-computers have limited main memory. This implies that programming would of necessity be done in assembly language to conserve as much memory as possible. However, assembly language programming of a large program is much harder than coding the same problem in a high level language. Here the simulator would be slower than on a large scale machine since mini-computers usually have longer execution times per instruction than large machines.

Despite these disadvantages MIXAL simulators have been written and used successfully.

The second method seems to be more advantageous if the computer is microprogrammable. There are two main problems in this approach. As noted earlier, program development is most easily accomplished in a high level language. Assembly language programming affords some savings in program size, but requires more effort on the part of the programmer. Microprogramming however, is the worst case with respect to program development. The code is tedious to write and difficult to debug. The microprogrammer must work at the control signal level, armed with a very limited instruction set. If the microprogramming system uses a fixed read-onlymemory (ROM), a software simulator must be available for development. In this case, implementation may be costly since a new ROM must be built for the new MIXAL emulator once it is debugged. However, if the mini-computer has an alterable control memory (ACM) the problems of implementation are lessened considerably.

It should be noted that by working on a small machine all the advantages of a mini-computer are retained. By emulating on a small system instead of simulating, many of the problems formerly discussed are resolved. The difficulty concerning the limited memory of mini-computers is eased by emulation since the microprogram resides in control
memory leaving the main memory completely free. Thus MIX's 4 K words of memory might be emulated if the mini-computer has at least that much main memory. The problem of execution time (per MIX instruction) is also solved since the microcoded MIX instructions will run much faster than MIX macrocoded MIX instructions. Aside from solving these problems, emulation results in possibilities not even considered when simulating. Once implemented, the user has a MIX computer. The machine is as much a MIX 1009 computer as any of the originally announced IBM system 360 computers are IBM system 360 computers. The hardware of the different models of the 360 are in no way alike. They are all microprogrammed, except for the model 70 , to execute the same machine language. Once the firmware is coded the natural language of the host machine is MIXAL so the MIX assembler can be written in MIXAL, the loader can be written in MIXAL, in fact a whole operating system can now be written in MIXAL with none of the system degradation that would result if implementation was by simulation.

This thesis reports the emulation of the MIX 1009 machine by a Microdata 1600/30. The discussion which follows covers the high points of both machines. If more detailed information is required, see references (1) and (5), for MIX and (3) for the Microdata.

MIX was designed with the "peculiar property..... that it is both binary and decimal at the same time. The programmer does not actually know whether he is programming a machine with base 2 or base 10 arithmetic." (1) This was accomplished by not specifying the amount of information which can be contained in a single byte. The only specifications given is that each byte should be capable of holding at least sixty-four values, and at most 100 values. As long as programs are written "so that no more than sixty-four values are ever assumed for a byte ... An algorithm in MIX should work properly regardless of how big a byte is..." (1) Figure 1.1 presents an overview of the major components of the MIX 1009 computer.

MIX memory consist of 4000 words of storage. Each MIX word is composed of five bytes and a sign, the sign has only two values + or -. Values are stored in sign plus magnitude format instead of the one's complement or two's complement usually found in binary machines or the nine's or ten's complement used on decimal machines.

The 1009 computer has nine registers that are available to the user. The accumulator, (A-register), is a five byte plus sign register used to perform the basic arithmetic operations, add, subtract, multiply, and divide, as well as data manipulation. The x -register is the right hand extension of the A-register and it is also five bytes plus sign. It is used in the multiply and divide instructions in

Figure 1.1

MIX


| Register X |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\pm$ X 1 X 2 X 3 X 4 X 5 |  |  |  |  |  |


(1)
connection with the A-register to hold the ten byte product or dividend. It is also used in shift commands when ten bytes are to be shifted at once. The X-register can, however, be used separately as a limited accumulator.

I1, I2, I3, I4, I5, and I6 are•six index registers. They are used in address modification and in counting. Each index register is two bytes plus sign. The J-register, Jump address register, was designed to provide support for subroutine linkage. It is also a two byte plus sign register and is loaded automatically with the contents of the instruction counter immediately prior to the execution of any Jump instruction, except a JSJ, Jump and Save J instruction.

In addition to these nine registers MIX has an overflow toggle, which is either set or reset, and a comparison indicator which may assume one of three states, representing less, equal, and greater.

MIX was designed to accomodate twenty I/O devices. Units 0-7 are dedicated to magnetic tape, units 8-15 to disks and drums, unit 16 to the card reader, unit 17 to the card punch, unit 18 to the line printer, and unit 19 is reserved for typewriter and a paper tape station.

Most instructions in MIX allow partial fields of words to be selected as the instruction operand. Each word can be broken into six fields as follows:

| 0 | 1 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| sign | byte | byte | byte | byte | byte |

The particular field or fields which the programmer wishes to use is then encoded in a field specification. Any specification is legal so long as it addresses contiguous fields of the operand. The notation used to express partial fields is ( $L: R$ ), where $L$ is the number of the left-most field and $R$ is that of the right-most field being specified. Typical examples of MIX's partial fields are:
( $0: 0$ ), the sign only;
( $0: 3$ ), the sign and high order 3 bytes;
(0:5), the entire word;
(1:5), the whole word except for the sign;
(2:2), the second byte;
(4:5), the low order 2 bytes.
There are 21 allowable specifications in all, they are:
(0:0)
(0:1) (1:1)
(0:2) (1:2) (2:2)
(0:3) (1:3) (2:3) (3:3)
$(0: 4) \quad(1: 4) \quad(2: 4) \quad(3: 4) \quad(4: 4)$
$(0: 5) \quad(1: 5) \quad(2: 5) \quad(3: 5) \quad(4: 5) \quad(5: 5)$
Computer instructions are formated in MIX as follows:

| 0 | 1 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $S$ | A | A | I | F | C |

The first three fields, (0:2), of the word form the operand address, the I-field following the address field is used for operand address modification via indexing. If I is zero, no modification occurs and the value in fields (0:2) is the effective memory address of the operand. If I is non-zero it should have a value, $i$, between 1 and 6. The effective operand address, $M$, is computed to be the algebraic sum of Index register Ii plus $\pm A A$. The effective address is formed this
way on all MIX instructions. It should be noted that in most cases $0 \leq M \leq 3999$, since MIX has 4000 memory locations. However, in some instances $M$ may be outside this range, and indeed be negative. For example, the ENTA instruction, (Enter A), causes the accumulator to be loaded with the value of M.

The right-most two bytes of each instruction explicitly state what operation is to be carried out. The C-field denotes the operation code, while the F-field modifies this opcode. In most cases the F-field contains the partial field designation (L:R) which is encoded as $8 L+R$. However, the F field has other uses. For example in the Move instruction, $F$ specifies the number of words to transfer. In input-output operators, $F$ is the unit number of the selected device. The F-field is also used as a secondary operation code, which further defines the operation to be performed. Consider opcode 48:

$$
\begin{aligned}
& C=48, F=0 \text { is the increment } A \text { command, while } \\
& C=48, F=1 \text { is the decrement } A \text { command. }
\end{aligned}
$$

The following chart, figure 1.2 is a brief description of the MIX instruction set.

The Microdata $1600 / 30$ used to emulate MIX has 32 K bytes of main memory. This magnetic core memory has a one microsecond cycle time, is byte addressable, with 8-bit bytes. There are 2 K bytes (16 bit/bytes) of semiconductor control memory which have a 200 nanosecond cycle time. I/O devices include

Figure 1.2
General form:

| $C$ |
| :---: |
| Description |
| OP (F) |

C = operation code, (5:5) field of instruction
$\mathrm{F}=$ op variant, (4:4) field of instruction
$M=$ address of instruction after indexing
$V=F(M)=$ contents of $F$ field of location $M$
$O P=$ symbolic name for operation
$(F)=$ standard $F$ setting
$t=$ execution time; $T=$ interlock time

| $\mathrm{rA}=$ register A | $\begin{gathered} {[*]:} \\ \mathrm{JL}(4) \end{gathered}$ |  | $\begin{aligned} & {[+]:} \\ & N(0) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| rX = register X | JE (5) | = | Z (1) |
| rAX $=$ registers AX as one | JG (6) |  | P (2) |
| rIi $=$ index reg. $i, 1 \leq i \leq 6$ | JGE (7) | $=$ | NN (3) |
| $\mathrm{rJ}=$ register J | JNE (8) | $=$ | NZ (4) |
| CI = comparison indicator | JLE (9) | $=$ | NP (5) |

Figure 1. 2 Cont.

| 001 | $01 \quad 2$ | $02 \quad 2$ | 0310 |
| :---: | :---: | :---: | :---: |
| No Operation NOP (0) | $\begin{aligned} & \mathrm{rA} \quad \mathrm{rA}+\mathrm{V} \\ & \mathrm{ADD}(0: 5) \end{aligned}$ | $\begin{gathered} \text { rA } \quad r A-V \\ \operatorname{SUB}(0: 5) \end{gathered}$ | $\begin{gathered} \text { raX ra X V } \\ M U L(0: 5) \end{gathered}$ |
| $08 \quad 2$ | 09 | $10 \quad 2$ | $11 \quad 2$ |
| $\begin{gathered} \mathrm{rA} \quad \nabla \\ \operatorname{LDA}(0: 5) \end{gathered}$ | $\begin{array}{ll} \text { rII } & \text { V } \\ \text { LD1 }(0: 5) & \end{array}$ | $\begin{aligned} & \text { rI2 } \quad \text { V } \\ & \text { LD2 }(0: 5) \\ & \hline \end{aligned}$ | $\begin{array}{ll} \text { rI3 } & \text { V } \\ \text { LD3 }(0: 5) & \end{array}$ |
| $16 \quad 2$ | $17 \quad 2$ | $18 \quad 2$ | 192 |
| $\begin{gathered} r A-v \\ \operatorname{LDAN}(0: 5) \end{gathered}$ | $\begin{aligned} & \text { rII }-\nabla \\ & \operatorname{LDIN}(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rI2 }-\mathrm{V} \\ & \operatorname{LD} 2 N(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rI3 } \quad-\mathrm{V} \\ & \text { LD3N }(0: 5) \end{aligned}$ |
| $24 \quad 2$ | $25 \quad 2$ | $26 \quad 2$ | $27 \quad 2$ |
| $\begin{aligned} & \hline F(M) \quad r A \\ & S T A(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{III} \\ & \mathrm{STI}(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{II} 2 \\ & \mathrm{ST} 2(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{rI3} \\ & \mathrm{ST3}(0: 5) \end{aligned}$ |
| $32 \quad 2$ | $33 \quad 2$ | $34 \quad 1$ | $35 \quad 1+\mathrm{T}$ |
| $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{rJ} \\ & \mathrm{STJ}(0: 2) \end{aligned}$ | $\begin{aligned} & \mathrm{F}(\mathrm{M}) \\ & \mathrm{STZ}(0: 5) \end{aligned}$ | Unit F Busy? JBUS (0) | $\begin{gathered} \text { Control, Unit } \\ \text { F } \\ \operatorname{IOC}(0) \end{gathered}$ |
| 401 | 411 | 421 | 431 |
| $\begin{gathered} \mathrm{rA}: 0, \text { jump } \\ \mathrm{JA}[+] \end{gathered}$ | $\begin{aligned} & \text { rI1:0,jump } \\ & \mathrm{J} 1[+] \end{aligned}$ | $\begin{aligned} & \mathrm{rI2}: 0, \text { jump } \\ & \mathrm{J} 2[+] \end{aligned}$ | $\begin{gathered} \text { rI3:0, jump } \\ \text { J3[+] } \end{gathered}$ |
| $48 \quad 1$ | 491 | 50. 1 | $51 \quad 1$ |
|  |  | $\left\|\begin{array}{cc} \text { rI2 } & {[r I 2] ?+\mathrm{M}} \\ \text { INC2 (0) DEC2(1) } \\ \text { ENT (2) } & \text { ENN2(3) } \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \text { rI3 [rI3]? }+\mathrm{M} \\ & \text { INC3(0) DEC( } \overline{1}) \\ & \operatorname{ENT}(3) \operatorname{ENN}(3) \end{aligned}\right.$ |
| 562 | $57 \quad 2$ | $58 \quad 2$ | 592 |
| $\begin{array}{r} \mathrm{rA}(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ \mathrm{CMPA}(0: 5) \end{array}$ | $\begin{aligned} & \mathrm{rII}(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \operatorname{CMPI}(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{rI} 2(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \mathrm{CMP} 2(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{rI3}(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \mathrm{CMP} 3(0: 5) \end{aligned}$ |

Figure 1.2 Cont.

| $04 \quad 12$ | 051 | $06 \quad 2$ | $07 \quad 1+2 \mathrm{~F}$ |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { rA } \quad \text { rAX/V } \\ & \text { rX remainder } \\ & \text { DIV }(0: 5) \\ & \hline \end{aligned}$ | Special NUM (0) <br> CHAR (1) HLT (2) $\qquad$ | Shift M bytes SLA(0) SRA(1) SLAX(2) SRAX (3) SLC(4) | Move F words from $M$ to rIl MOVE (1) |
| $12 \quad 2$ | $13 \quad 2$ | 142 | 15 |
| $\begin{aligned} & \text { rI4 } \quad \text { V } \\ & \text { LD }(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rI5 } \\ & \text { LD5 }(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rI6 } \quad \text { V } 6(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rX } \quad \text { VDX }(0: 5) \end{aligned}$ |
| $20 \quad 2$ | $21 \quad 2$ | $22 \quad 2$ | 23 |
| $\begin{aligned} & \text { rI4 - V } \\ & \text { LD4N (0:5) } \end{aligned}$ | $\begin{aligned} & \text { rI5 } \quad-\mathrm{V} \\ & \operatorname{LD} 5 N(0: 5) \end{aligned}$ | $\begin{aligned} & \text { rI6 }-V \\ & \text { LD6N }(0: 5) \end{aligned}$ | $\begin{array}{ll} \mathrm{rX} & -\mathrm{V} \\ \operatorname{LDXN}(0: 5) \end{array}$ |
| $28 \quad 2$ | $29 \quad 2$ | $30 \quad 2$ | 31 |
| $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{rI4} \\ & \text { ST4 }(0: 5) \end{aligned}$ | $\begin{aligned} & \mathrm{F}(\mathrm{M}) \quad \mathrm{rI5} \\ & \text { ST5 }(0: 5) \end{aligned}$ | $\begin{aligned} & \text { F(M) rI6 } \\ & \text { ST6(0:5) } \end{aligned}$ | $\begin{array}{\|cc} F(M) \\ S T X(0: 5) \end{array}$ |
| 36 1+T | 371 | 381 | 391 |
| Input, unit $F$ <br> IN (0) | Output, unit F OUT (0) | Unit F ready? JRED (0) | JMP (0) ${ }^{\text {Jumps }}{ }^{J}(1)$ JOV(2) JNOV (3) also [*] above |
| 441 | $45 \quad 1$ | 461 | 47 |
| $\begin{aligned} & \text { rI4: } 0, \text { jump } \\ & \text { J4[+] } \end{aligned}$ | $\begin{aligned} & \text { rI5:0, jump } \\ & \text { J5[+] } \end{aligned}$ | $\begin{gathered} \text { rI6:0, jump } \\ \text { J6[+] } \end{gathered}$ | $\begin{gathered} \mathrm{rX}: 0, \mathrm{jump} \\ \mathrm{~J} 7[+] \end{gathered}$ |
| 521 | 531 | 54 1 | 55 |
|  | $\begin{array}{lr} \text { rI5 } & {[\mathrm{rI5}] ? \mathrm{M}} \\ \text { INC5(0) DEC5 (1) } \\ \text { ENT5 (2) } \operatorname{ENN} 5(3) \end{array}$ | $\begin{cases}r I 6 & {[r I 6] ?+M} \\ \text { INC6 (0) DEC }(\overline{1}) \\ \text { ENT6 (2) ENN6 (3) }\end{cases}$ |  |
| $60 \quad 2$ | $61 \quad 2$ | $62 \quad 2$ | $63 \quad 2$ |
| $\left\lvert\, \begin{aligned} & \mathrm{rI4}(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \mathrm{CMP} 4(0: 5) \end{aligned}\right.$ | $\begin{aligned} & \text { rI5(F):V CI } \\ & \text { CMP5(0:5) } \end{aligned}$ | $\begin{aligned} & \mathrm{rI} 6(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \text { CMP6(0:5) } \end{aligned}$ | $\begin{aligned} & \mathrm{rX}(\mathrm{~F}): \mathrm{V} \quad \mathrm{CI} \\ & \operatorname{CMPX}(0: 5) \end{aligned}$ |

(1):
a 500 LPM line printer, a 300 CPM card reader, a magnetic tape unit, two disk drives, a teletype writer, and a paper tape station.

The $1600 / 30^{\prime}$ s control memory continuously executes stored microcommands to time and regulate all control and data operations required by the MIX computer. "Using application programming at the micro level, the Micro 1600 can be used directly as a hardwired controller. When the 1600 emulates the operation of a general purpose computer which executes software instructions stored in core memory, macro-instructions are fetched and interpreted by the microprogram with corresponding operations carried out by execution of microprogrammed routines in the control memory."

Eight-bit data paths and eight-bit registers are incorporated in the Microdata. A 16-bit micro-instruction is executed every 200 nanoseconds from control memory. Figure 1.3 provides a block diagram of the Microdata 1600/30 at the register level.

## Registers

The $T$-register is one of the main input operands to the eight-bit Arithmetic/Logic Unit (ALU). The T-register is also used in input-output operations and in memory read and memory write operations as a buffer register. Operate type microcommands require the $T$-register be selected in one of four forms, the mnemonics for these four forms are $0, T, F$,

Figure 1.3

(3)
and $F, T$. If $O$ is coded then the selected operand transfered to the B-bus will be zero. The mnemonic $T$ indicates the true. value of the T-register transfered. $F$ selects the complement of the T-register. Coding both F,T causes the B-bus to be all ones.

The MD register, Memory Data register, is an 8-bit buffer used to hold data being written out to the main memory. It receives input automatically from the T-register 350 nanoseconds after the initiation of a memory write. The MD register is not directly available to the programmer but was designed to free the $T$-register faster than would be possible otherwise.

The M and N registers, both 8-bits long, hold the 16bit memory address used in memory read and memory write operations. M holds the 8 most significant bits; $N$ holds the eight least significant bits.

Input-output control signals are regulated, under program control, by the 3-bit IC register. All device controllers are connected to this register via the I/O control bus, allowing device controllers to receive and decode signals from the IC register. Settings of 1,2 , or 3 are decoded as output signals and values of $4,5,6$, and 7 are input signals. When an input value is in the IC register, the input bus, rather than the $T$-register is the operand gated to the B-bus.

The OD register, Output Data register, was designed with a purpose similar to that of the MD register. The OD register automatically copies the $T$ register whenever the IC register is set non-zero, thus freeing the $T$ register for other purposes.

The $R$ register is the Microdata's microinstruction register. It holds the 16 bit microcommand currently being executed. The $R$ register receives input from control memory over the R-bus.

The eight high-order bits of the next microcommand to be executed may be modified through the use of the $U$ register. When selected by the microcommand, the 8 bit $U$ register is ORed with the control memory output prior to input to the $R$ register. This allows the generation of efficient code since routines which differ by only a few instructions may use common subroutines but with different settings of the U register. For example the following code will add, (opcode 8), the $T$ register to file $1:$

| LU | $X^{\prime} 00^{\prime}$ | Load U with Zeros |
| :--- | :--- | :--- |
| ADD. | $1, T,(S)$ Or U with opcode, add $T$ to |  |
|  | file l. |  |

By changing the value of $U$ from $X^{\prime} 00^{\prime}$ to $X^{\prime} 90^{\prime}$ or $X^{\prime} l 0^{\prime}$ the same add instruction will cause a subtraction since a subtract is opcode 9:

| LU | $X^{\prime} 90^{\prime}$ | Load with $X^{\prime} 90^{\prime}$ |
| :--- | :--- | :--- |
| ADD | $1, T,(S)$ Or U with opcode, subtract $T$ from |  |
|  |  |  |

The $L$ register is the l2-bit microinstruction counter. It addresses the next command to be executed and can provide control over 4 K of control memory. This register can be altered by executing a Jump instruction, which loads the operand address, or by selecting the $L$ register as the destination for the output from the ALU.

The L Save register is also a l2-bit register, and it provides for one level microsubroutines. It copies the contents of the L register whenever a Jump : Extended instruction is executed. After the subroutine has been performed a return instruction causes the L Save register to be copied back into the L register and processing continues.

The Link register is a 2-bit register which holds the high order carry-out from the Arithmetic/Logic Unit. The Arithmetic Link (AL) bit of the Link register is the bit usually selected. The exception occurs when the output from the ALU is directed to the M and N registers, in this case the Memory Link (ML) bit is used.

All the above registers were designed with a specific function in mind. However, the Microdata 1600/30 also provides two files of general purpose registers. These files, denoted the Primary file and the Secondary file, each contain fifteen 8 -bit registers. Only one bank of registers may be addressed at any given time and selection of the Primary or Secondary file is under program control. Input to these registers is from the A-bus and output is through the ALU.

Register 0 is dedicated to ALU: condition flags (bits 0, $1,2)$ and internal status bits (3-7) and is common to both banks. Register 0 is a read only file, and readout does not effect its contents. The 8 -bits of register 0 are described below:

0----Overflow condition (ALU)
1----Negative condition (ALU)
2----Zero condition (ALU)
3----I/O request flag
4----Internal interrupt flag
5----I/O reply flag
6----Serial TTy
7----External interrupt flag
The remaining " 30 general-puropse file registers... are implemented with MSl/LSl semiconductor devices." (3) In the emulation of MIX these file registers are assigned, in groups, the functions of the A register, X.register, Index register, Jump register, Instruction register and the Instruction counter as well as providing free work areas.

It should be noted that the Von Neumann concept of memory is absent in microprogramming. In a Von Neumann machine data and instructions are intermixed in memory, in fact instructions can be manipulated as data during one phase of the program and later executed as an instruction. In any case memory is a general purpose storage device containing both instructions and data. In microprogramming, however, control memory is almost always read-only. Thus temporary storage areas (i.e. data) and programming areas (i.e. instructions) are completely separate.

Instructions are confined to an area called control memory, while temporary storage and work areas are located in another, usually very small memory, which is backed up by main memory. In the case of the Microdata this small memory takes the form of these 30 general purpose file registers.

Data Flow:

There are 3 main paths in the Microdata which supply data to the different registers and the ALU. The R-bus provides input to the R register (microinstruction register). Data is gated to the R-bus from three possible sources, control memory, control memory oRed with the $U$ register, and the console panel switches. Only one source may be selected per clock pulse. The B-bus, the second operand to the $A L U$, is supplied data form either the $T$ register, in true or complemented form, the Input-bus, or the R register. The $R$ register is selected when a literal is gated to the B-bus. The A-bus is the main data bus in the Microdata. It receives input from the ALU primarily, but the internal status or console may also be selected. The data on the A-bus can be transfered to any file register and simultaneously to the L register, $U$ register, $T$ register, $M$ register, or $N$ register.

The Arithmetic/Logic Unit (ALU), an 8-bit unit, is the center of data manipulation in the $1600 / 30$. Its operations include addition, subtraction, and or Exclusive-OR, shifting,
and data transfer. The selected file register and the $B-$ bus provide the operands for the $A L U$ and output is placed on the A-bus, which is a common source of input to most registers.

## Instruction Repertoire:

The microdata's microcommand repertoire consist of
65 instructions. Each instruction is classified as either a literal command, an operate command or a generic command depending on the commands format. The five possible formats are displayed below along with examples of each format type. Literal Command

$$
\begin{aligned}
& \text { OP- Operation Code } \\
& \text { F - File register designator } \\
& \text { Literal - 8-bit or l2-bit literal which is } \\
& \quad \text { transfered as an operand }
\end{aligned}
$$

Type 1

| OP | F | Literal |
| :---: | :---: | :---: |

Example:
AF 7, $\mathrm{X}^{\prime} 04^{\prime}$


ADD the value $X^{\prime} 04$ ' to file register 7

Type 2


Example:
LT $\quad X^{\prime} 56^{\prime}$

| 1 | 1 | 1 | 5 | 6 |
| :--- | :--- | :--- | :--- | :--- |

LOAD T register with $X^{\prime} 56^{\prime}$

Type 3


Example:
JE $X^{\prime} 621^{\prime}$


JUMP to location 621

Operate Commands
OP- Operation Code
F - File Register Designator
C - Control Field Designation

Designator
L - Link Control/ADD Link
C - Modify Condition Codes
T - Select $T$ Register
F - Select T Complement (continued on the next page)

| Designator |  | Definition |
| :---: | :---: | :---: |
| I | - | Increment <br> $D$ |

* File inhibit - If bit 3 is a one, the file register $F$ is unchanged.
- If bit 3 is a zero, the file register $F$ is loaded with the result of the command (i.e. A-Bus).

R - Distination Register
Designator $\quad$ Register Designated
blank - None
$T \quad-\quad T$ Register
M - M Register
N - N Register
L - L Register
(even address pages)
K - L Register
(odd address pages)
U - U Register
S - U Register is ORed into upper 8 bits of operate command

Type 4


Example:
ADD* 13, T, L, C, (U)

| 8 | D | B | E |
| :--- | :--- | :--- | :--- |

ADD the $T$ register and Link bit to file register 13,
Set the condition flags in file zero and place the sum in the U register. File 13 is not updated.

## Generic Commands

OP- Operation Code


## Example:


II. THE FIRST ATTEMPT

In constructing the MIX emulator some design problems were encountered in meeting Knuth's specifications for MIX. The design problems fall into two groups. The first concerns the allocation of Microdata hardware for the emulation of MIX hardware. The second type of problems involve the development of the firmware logic required by the MIX instructions set.

Two attempts were made to construct a MIX emulator. The first attempt employed a Microdata $1600 / 30$ with 16 K bytes ( 8 bit ) of core memory and 2 K bytes (16 bit) of Alterable Control Memory (ACM). The first attempt was aborted for reasons discussed in this chapter. The first attempt showed that a complete implementation of a MIX machine with 16 K bytes of Microdata memory would require more than 2 K of $A C M$ to hold the emulator. The second effort used a Microdata $1600 / 30$ with 32 K of core and 2 K of Alterable Control Memory. This larger configuration resulted in simpler firmware logic and the successful emulation of the MIX 1009 computer.

Although the first attempt was "scraped", much was
learned from previous mistakes which was useful in the second
attempt. The purpose of this chapter is to relate this learning experience.

## Hardware Allocation Problems

The first porblem encountered in designing the MIX emulator was that of deciding the best way to allocate the model 30's memory in implementing MIX's memory. The memory resources available on the Microdata 1600/30 at this time and the memory requirements of the MIX machine are reflected in figure 2.1.

|  | Words of | Bits/ | Total \# | Total \# | Character | meric |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| figure 2.1 | Memory | Byte | of Bytes | of Bits | Code | Code |


| Microdata <br> $1600 / 30$ | Undefined <br> byte <br> Addressable | 8 | 16,364 | 130,912 | ASCII <br> or <br> EBCDIC | binary <br> 2's <br> comp. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1009 | 4000 | $1 /$ sign <br> $6 /$ data | 4000 <br> sign <br> da,000 <br> data | 124,000 | Knuth's <br> Code | binary <br> sign plus <br> magnitude |

According to the MIX specifications a MIX machine is word addressable with 4,000 words of core memory. Each word is composed of a sign byte and five data bytes. The sign byte may contain one of two values, representing plus and minus. Each data byte must be capable of containing at least 64 values but not more than 100 values. The minimum number of bits required for a MIX computer is then,

$$
4000 \times 31=124,000 \text { bits, }
$$

(4000 words, each containg a one bit sign byte and 5 six bit
data bytes). In June 1974, the Computer Science Department's 1600/30, which is byte addressable, had l6K bytes (8 bits/byte) or 130,912 bits of core memory. Plainly there existed enough bits to emulate the MIX computer, but not enough addressable units or bytes.

At this point three possible boundary allignments were considered as solutions to the memory allocation problem. MIX memory could be represented as six Microdata bytes per MIX word, or as five Microdata bytes per MIX word, or as 4 bytes per MIX word.

Data in the six Microdata bytes per MIX word solution was to be stored as follows;
figure 2.2

| S | N | N | N | N | N | N | N |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $1_{3}$ | $1_{4}$ | $\mathrm{I}_{5}$ | $1_{6}$ | $1_{7}$ | $1_{8}$ |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $2_{7}$ | $2_{8}$ |
| $3_{1}$ | $3_{2}$ | $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ | $3_{7}$ | $3_{8}$ |
| $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ | $4_{5}$ | $4_{6}$ | $4_{7}$ | $4_{8}$ |
| $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ | $5_{7}$ | $5_{8}$ |

$$
\begin{aligned}
& S \text { - sign bit } \\
& N \text { - not used } \\
& K_{i^{-}} i^{\text {th }} \text { bit of } K^{t h} \text { byte }
\end{aligned}
$$

Using this format and going to an eight bit byte the data was easy to manipulate, however only 2,727 words of MIX memory were available with a 16 K host machine. The six byte solution also made MIX word boundaries hard to detect. There was also a related problem due to the nature of the IN and OUT
commands, MIX's I/O operators. These instructions handle the sign byte separtely from the data bytes and thus need to sense MIX word boundaries. With six bytes/word this can only be done by dividing the current I/O address, (Microdata address), by six and examining the remainder. This process is too lenghtly for interrupt driven I/O.

Six bytes per word also makes address translation, from MIX addresses to Microdata addresses, and vice versa, involved but not difficult. Given any MIX address $M$ the Microdata address, $M D$, of the first byte of $M$ is simply,

$$
M D=2 M+4 M .
$$

Assume $M$ is a 16 bit address, the most significant byte (MSB) residing in Primary file 9, and the least significant byte (LSB) in Primary file 10. Then MD will be in P9 and Plo after the execution of the following nine instructions.

Figure 2.3

| SFL | 10 | Shift file 10 to left, multiply by two |
| :---: | :---: | :---: |
| SFL | 9,L, (T) | Shift file 9 left, inserting the bit just Shifted out of file 10, and put the result in the T register |
| CPY | 11, ${ }^{\text {T }}$ | Copy the T register into file 11. |
| MOV | 10, (T) | Move the contents of file 10 to the T register |
| SFL | 10 | Shift file 10 left, multiply by two again |
| SFL | 9,L | Shift file 9 left, inserting the bit just Shifted out of file 10. |
|  |  | Now M x 2 is in P11 and T $\mathrm{M} \times 4$ is in P 9 and P 10 |
| ADD | 10,T | Add file 10 and the $T$ register, put result in file 10 |
| MOV | 11, (T) | Move contents of file 11 to T. |
| ADD | 9, L, T | ADD file 9 to $T$ along with the high order Carry of the last add, placing the result in file 9. |

The need to convert the Microdata address back to the corresponding MIX address also arises when the console step switch is pressed. When the step switch is pressed the next instruction is executed, the machine then HALTS and displays the MIX address of the next instruction. However the MIX Instruction Counter actually contains the Microdata address of the first byte of the next instruction. In order that the MIX address be displayed it must first be computed from the Microdata address and this result placed on the data bus. However, the conversion from a Microdata address back to a MIX address involves a division by six. Naturally, the divide algorithm could be used for this purpose, but the divide routine is usually avoided since it is one of the longest routines in the instruction set. It is possible to divide by six fairly rapidly, given that the dividend is evenly divisible by six (which is the case for memory address). This problem becomes the ability to divide by three, since

$$
\mathrm{MD} / 6=(\mathrm{MD} / 3) / 2
$$

The divide by six algorithm is described in figure 2.4 while the corresponding microprogram is described in figure 2.5.

The 6 byte solution offered the advantage of easy data manipulation, assuming 8 bit bytes were used, but the advantage was offset by three disadvantages, namely:

1) Only 2,727 words of MIX memory could be emulated instead of the specified 4,000 words.
2) Input/Output was severly complicated by the

Figure 2.4
Given: The dividend is evenly divisible by 6, then the quotient may be found by;


Figure 2.5
The corresponding Microprogram follows:
$\begin{array}{ll}* & \text { file } 9 \text { contains MSB of address } \\ * & \text { file lo contains LSB of address } \\ * & \text { result to be placed in file } 11 \text { and } 12\end{array}$
*
16 bit address

|  | LF | 8, X'10' | LOAD COUNT |
| :---: | :---: | :---: | :---: |
|  | ZOF | 11 | ZERO QUOTIENT MSB |
|  | ZOF | 12 | ZERO QUOTIENT LSB |
| START | SFR | 9 | DIVIDE DIVIDEND BY TWO |
|  | SFR | 10,L |  |
|  | TN | 10, X'01! | TEST LOW ORDER BIT OF DIVIDEND |
|  | SP | ZERO | JUMP IF ZERO |
|  | TN | 11, ${ }^{\prime} 80^{\prime}$ | TEST HIGH ORDER BIT OF QUOTIENT |
|  | JP | ZERO | JUMP IF ONE |
| ONE | SRI | 11 | SHIFT QUOTIENT, INSERT 1 |
|  | JP | SHIFT |  |
| ZERO | SFR | 11 | SHIFT QUOTIENT, INSERT0 |
| SHIFT | SFR | 12,工 |  |
|  | DEC | 8 | COUNT - COUNT - 1 |
|  | TZ | 8, $\mathrm{X}^{\prime} \mathrm{FF}{ }^{\prime}$ | COUNT 0 ? |
|  | JD | START | COUNT IS 0 |
|  | HLT |  | COUNT $=0$ |

To perform this algorithm on a 16 bit address 211 instructions must be executed.
inability to detect MIX word boundaries.
3) Address translation from MIX address to Microdata address and back again would be time consuming.

Data for the five byte per word solution was to be stored as shown in the illustration below. The MIX sign byte and first MIX data byte were to occupy the first Microdata byte with the remaining four bytes being stored in the next four Microdata bytes.

Figure 2.6

| $\mathrm{S}_{1}$ | $I_{1}$ | $1_{2}$ | $1_{3}$ | $1_{4}$ | $1_{5}$ | $1_{6}$ | $1_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $2_{7}$ | $2_{8}$ |
| $3_{1}$ | $3_{2}$ | $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ | $3_{7}$ | $3_{8}$ |
| $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ | $4_{5}$ | $4_{6}$ | $4_{7}$ | $4_{8}$ |
| $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ | $5_{7}$ | $5_{8}$ |

$$
\begin{aligned}
& \text { S - Sign bit } \\
& \text { Ki- } i^{\text {th }} \text { bit of } K^{\text {th }} \text { byte }
\end{aligned}
$$

Using this format and again assuming 8 bits per byte, data was easy to manipulate. However, the first Microdata byte must. be processed separately, since the Microdata's hardware employee's 2's complement arithmetic and MIX is a sign plus magnitude machine. Aside from this, the 5 byte solution has the same advantages and disadvantages as the 6 byte solution. Here, 3,272 MIX words can be emulated, and addresses are again a problem but data is easy to handle.

The major defect with both the 6 byte and the 5 byte solution was that all 4000 words of MIX memory could not be
emulated. In light of this fact, if the entire 4000 words of MIX memory were to be emulated then the $31-\mathrm{bit}$ MIX words must be packed into four Microdata bytes.

1 MIX word $=31$ bits 4 Microdata bytes $=32$ bits $4000 \times 32=128,000$ bits 130,912 bits $=16 \mathrm{~K} \times 8$ bits Using this approach the whole MIX memory could be emulated with 384 Microdata bytes left over. The information was to be packed according to the diagram below.

Figure 2.7

| $S$ | $N$ | $I_{1}$ | $I_{2}$ | $1_{3}$ | $1_{4}$ | $I_{5}$ | $1_{6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $3_{1}$ | $3_{2}$ |
| $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ | $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ |
| $4_{5}$ | $4_{6}$ | $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ |

$$
\begin{aligned}
& \text { S - Sign bit } \\
& \text { N - Not used } \\
& \text { Ki- ith bit of } \mathrm{K}^{\text {th }} \text { byte. }
\end{aligned}
$$

This format solved the 3 problems found with the 5 byte and 6.byte formats. First, all 4000 words of MIX memory could be implemented on the host machine's current 16 K memory. Second, word boundaries were easy to identify since any Microdata address whose low order two bits are zero corresponds to the first byte of a MIX word. Finally, address translation, either from MIX addresses to Microdata addresses or vice versa, could be performed by simple register shifts (i.e. multipling or dividing by 4). However in eliminating these three problems the main advantage of the previous two
solutions was also eliminated, for data was no longer easy to manipulate. In fact, this packed format caused data manipulation to now become 'the' major firmware logic problem.

The second hardware allocation problem concerned the mapping of MIX's registers into the 30 general purpose file registers that are available on the Microdata 1600/30. There are nine registers available to the user in MIX plus an overflow toggle and a Comparison Indicator. There is also an Instruction Counter and an Instruction Register, although these are not directly accessable to the user. All these registers must be represented by the 30 general purpose file registers. Main memory is accessible, of course, from the microlevel but storage and retrieval is involved. The following example illustrates this point.

Figure 2.8


Clearly main memory is not a good place to emulate registers of a target machine or to store temporary results, such as firmware loop counters. Recall that these thirty general purpose files compose the only scratch pad available to the microprogrammer, beside main memory, since the Alterable Control Memory (ACM) is read-only when used as a control memory. Thus these thirty files must serve not only as registers for the MIX computer but must also provide the microprogrammer with a fast work area to perform the needed firmware routines.

The MIX Accumulator $A$, its right hand extension $X$, and the Instruction Register are the same length as a MIX word, a sign byte plus five data bytes. These six MIX bytes were packed into four Microdata bytes as shown in figure 2.9.

Figure 2.9

A register
$X$ register and
Instruction register

| $S$ | $N$ | $1_{1}$ | $1_{2}$ | $1_{3}$ | $1_{4}$ | $1_{5}$ | $1_{6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $3_{1}$ | $3_{2}$ |
| $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ | $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ |
| $4_{5}$ | $4_{6}$ | $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ |

S- Sign
N- Not used Ki- $i^{\text {th }}$ bit of the k th byte

The Instruction Counter is a two byte register and the remaining seven registers, the Jump register, and the six Index registers are three bytes each in MIX, a sign byte plus two data bytes. Each of these registers was packed into two Microdata bytes as shown in figure 2.10.

Figure 2.10

Instruction
Counter Jump and Index registers

S - Sign

| $S$ | $N$ | $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ | $4_{5}$ | $4_{6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $5_{1}$ | 5 | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ | 0 | 0 |

$N$ - Not used
o - Zero
Ki- $i^{\text {th }}$ bit of $\mathrm{K}^{\mathrm{t}} \mathrm{h}$ byte

This format was selected for several reasons. First, by carrying the Instruction Counter in this form the Microdata Address, (MIX address times 4), of the next instruction was readily available. Secondly, this format facilitated indexing; Recall that the sign and first two data bytes of an instruction compose the operand address. From figure 2.9 it can be seen that the operand address, in packed form, is in the same format as the Index register. (Figure 2.10). Computing the effective (Microdata) operand address can be accomplished by masking the address field from the Instruction register, zero filling the low order two bits, and adding this result to the specified index register. Thirdly, MIX Jump instructions, which may be indexed, are easy to execute since the address field of the instruction, the Index register, and the Instruction Counter are all packed the same way.

The Overflow toggle is a one bit register in MIX which is either set or reset. The MIX Comparison Indicator can assume one of three values representing greater, less, and
equal conditions. These two MIX registers were packed into one Microdata file as shown in figure 2.11

Figure 2.11


$$
\begin{aligned}
& N \text { - not used } \\
& \text { o - overflow }
\end{aligned}
$$

LEG - Comparison Indicator

Three bits were used to emulate the MIX Comparison Indicator although only two bits were needed to represent the three possible states. However, a three bit Comparison Indicator allows easier programming of the Jump Less, Jump Equal, Jump Greater, Jump Less or Equal, Jump Greater or Equal, and Jump Not Equal instructions. Using a three bit Comparison Indicator one general microprogram can be written to decide whether the correct conditions exist foreach of these six Jump instructions. To test for a less than condition a mask of ' 00000100 ' is passed to the compare routine, which OR's this mask with the file containing the Comparison Indicator. If the logical result is non-zero, then the Less bit is on indicating a less than condition. The Equal and Greater cases work the same way. The advantage of a three bit indicator is made apparent by the Jump instructions which test for two conditions instead of one. To test for a greater than or equal condition a mask of ' 0000 0011' is passed to the compare routine. A not equal conditon can be stated as
a less than or greater than condition, therefore, a mask of '0000 0101' will test for not equal. Figure 2.12 gives the conditions and the corresponding masks to be used with this method.

Figure 2.12


G - Greater bit
E - Equal bit
L - Less bit
o - Overflow bit

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

Test Greater
Test Equal
Test Less
Test Greater or Equal
Test Less or Equal
Test Not Equal

Using the three formats just described (Figures 2.9, 2.10, and 2.11) twenty-nine microdata files are required to emulate MIX registers (Figures 2.13). This leaves only one free work file to be used by the microprogrammer. However the third byte of a MIX instruction denotes which Index register, if any, is to be used to compute the effective operand address. This computation is done on all instructions immediately following the instruction fetch. Thus by the time the decode routine is executed MIX byte 3 is free to be used by the microprogrammer. MIX byte 5, the instruction operation code, becomes available to the microprogrammer after instruction decode has occured. Also MIX
byte 4, the F field (partial word designator), is freed shortly after entering the particular instruction subroutine to be executed. Therefore, though work space is at a premium, enough scratch files are available to perform most computations.

Figure 2.13


The thirty general purpose registers on the Microdata 1600/30 are divided into two files of 15 registers. Each, refered to as the Primary file and the Secondary file. Only one file is available to the microprogrammer at any given time. To get from one file to the other a file select instruction must be executed. Figure 2.14 illustrates the addressing and manipulation of the two sets of file registers.

Figure 2.14

| * | Transfer the contents of Primary file 1 (Pl) to |
| :--- | :--- |
| * | Secondary file 1 (Sl) |
| * Transfer the contents of Secondary file 15 (S15) |  |
| * | to Primary file 15 (Pl5) |
| * |  |


| SPF |  | Select Primary File <br> MOV |
| :--- | :--- | :--- |
| SSF | $1,(T)$ | Move P1 to T register |
| CPY | $1, T$ | Select Secondary files |
| MOV | $15,(T)$ | Move Sl5 to T register <br> SPF |
| CPY | $15, T$ | Select Primary files |

Data transfer between the two sets of files is cumbersome for two reasons. First, transfer must be via the $T$ register since it is the only register common to both files which can be loaded and then read. (The $U, M$, and $N$ registers can only be loaded). Thus transfers must take place one byte at a time. Secondly, file select commands must be issued each time the file boundary is to be crossed. As a result, MIX registers which are likely to be used together were grouped in the same file to avoid inter-file transfers. The Instruction Counter, the Instruction register, the A register, the X register, and the one free work register were assinged to the Primary file while the Index registers, the Jump register, the Overflow toggle and the Comparison Indicator were assigned to the secondary file.

The Instruction Counter and the Instruction Register were both assigned to the Primary file to facilitate the instruction fetch cycle. Note, to fetch the next MIX instruction four memory reads must take place from consecutive locations in memory starting with the byte addressed by the Instruction Counter. The Memory Address Register ( $M, N$ ) is loaded with the contents of the Instruction Counter and then a read can be performed, fetching the first of four bytes. Now the Memory Address Register (M,N) must be incremented. However $M$ and $N$ cannot be gated to the Arithmetic Logic Unit, but can only be selected as the destination for the output from the ALU. Instead the Instruction Counter must be incremented, this result can now be selected as the new value of the Memory Address Register ( $M, N$ ), and the second byte can be read. The fetch routine is then more efficient if both the Instruction Counter and the Instruction register are in the same file, since the fetch routine alternately selects one then the other.

The user registers most frequently selected in MIX are the $A$ register, the $X$ register and the $A-X$ register. The $X$ register is the right hand extension of the $A$ register in multiply, divide, and shift instructions. It is advantageous then to have the $A$ register and the $X$ register in the Primary file with Instruction register to facilitate the execution of $A, X$ and $A-X$ instructions.

The one free work register was placed in the Primary file since this is where the instruction to be executed would reside as well as the registers most likely to be involved with this instruction execution.

The A register was located in Primary file registers Pl, P2, P3 and P4 where Pl contains the sign and most significant bits of $A$ and $P 4$ the least significant bits. The X register was assigned registers $\mathrm{P} 5, \mathrm{P} 6, \mathrm{P} 7, \mathrm{P} 8$ with P 5 holding the most significant bits and P8 the least significant bits. These assignments result in X being the natural right hand extension of $A$, this of course makes microprogramming the shift, divide, and multiply routines straight forward if not easier. The instruction register was assigned registers Pll, Pl2, Pl3, and Pl4. The free work register was located at P15. This helped group the work registers together, recall P14 contains the opcode, MIX byte 5, which is available to the microprogrammer following instruction decode. The Instruction Counter was located at P9 and Plo, these being the only remaining registers in the Primary file. The Index registers, the Jump register, the Overflow and Comparison Indicators occupy all of the Secondary file. The Index registers were grouped into 12 consecutive registers starting with Secondary file l. Index register $Y$ then resides in Secondary files $2 Y-1$ and $2 Y$. This allows microprograms which handle Index register operations to be generalized. Figure 2.15 is a microroutine used to zero the Index
register specified (II-I6) in the Instruction register (MIX byte 3 ).

Figure 2.15

| SPF |  | Select Primary files |
| :---: | :---: | :---: |
| LT | X'FO' | Load $T$ register with mask |
| OR* | 13, T, (T) | Mask off index number |
| CPY | 15, T | Copy index number x 16 into Pl5 |
| SFL | 15 | Shift Pl5 left, divide by 2 |
| SFL | 15 | Shift Pl5 left, divide by 2 |
| SFL | 15, (U) | Compute index number $x 2$, Put result in $U$ register |
| SSF |  | Select Secondary file |
| ZOF | 0,5 | zero file (U), LSB of index |
|  | U regis bits of included | will be ORed into the upper <br> e microcommand when the $S$ option |
| SPF |  | Select Primary file |
| DEC | 15.(U) | Compute (Index number x 2 ) -1 put result in $U$ register |
| SSF |  | Select Secondary file |
| ZOF | 0, 5 | Zero file (U), MSB of index |

The Jump register was allocated file register Sl3 and s14. The function of the Jump register is to copy the current contents of the Instruction Counter immediately prior to a Jump Instruction. This provides a one level subroutine linkage for the MIX user. This copy must take place across the file boundary since the Instruction Counter is in the Primary file and the Jump register is in the Secondary file. However, this is only a two byte transfer and Jump instructions are executed less frequently than the fetch routine
or even $A, X$, or $A-X$ register instructions.
The file containing the overflow toggle and the Comparison Indicator was placed in the Secondary file 15. Note that all the other MIX registers are composed of an even number of file registers, but there are 15 file registers (odd) in each file. Thus the free work file register must be assigned to one file and the Overflow and Comparison Indicator register to the other. Considering the need for a work space in the Primary file, the Overflow and Comparison Indicator was placed in the Secondary file. Figure 2.16 illustrates the file allocation of the MIX registers as discussed.

## Firmware Logic Problems:

Solutions to these major hardware allocation problems, memory allocation and register allocation, defined the relation between the host machine and the target machine so that microprogramming could begin. However, the machine organization that was developed resulted in two firmware problems.

The first problem, which had been anticipated, was the lack of sufficient work space to perform the required firmware routines. In the file allocation plan, an attempt was made to keep all MIX registers in either the Primary file or the Secondary file. This resulted in only one free file register to be used by the firmware for counters, temporary

Figure 2.16

| A REGISTER | P1 | S1 | INDEX 1 |
| :---: | :---: | :---: | :---: |
|  | P2 | S2 |  |
|  | P3 | S3 | INDEX 2 |
|  | P4 | S4 |  |
| $\mathrm{x}$ <br> REGISTER | P5 | S5 | INDEX 3 |
|  | P6 | S6 |  |
|  | P7 | S7 | INDEX 4 |
|  | P8 | S8 |  |
| INSTRUCTIONCOUNTER | P9 | S9 | INDEX 5 |
|  | P10 | S10 |  |
| INSTRUCTIONREGISTER | P11 | 511 | INDEX 6 |
|  | P12 | S12 |  |
|  | P13 | 513 | J REGISTER |
|  | P14 | S14 |  |
| $\begin{aligned} & \text { FREE WORK- } \\ & \text { SPACE } \end{aligned}$ | P15 | S15 | COMPARISON OVERFLOW INDICATOR |


| S | 0 | $1_{1}$ | $1_{2}$ | $1_{3}$ | $1_{4}$ | $1_{5}$ | $1_{6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $3_{1}$ | $3_{2}$ |
| $3_{3} 3_{4}$ | $3_{5}$ | $3_{6}$ | $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ |  |
| $4_{5} 4_{6}$ | $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ |  |

A, X, AND INSTRUCTION REGISTER
S - Sign
0-Zero
Ki $i^{\text {th }}$ bit of $K^{\text {th }}$ byte

INDEX, JUMP SAVE AND INSTRUCTION COUNTER


OVERFLOW AND COMPARISON
results and flags. One or two registers were freed after instruction decode occured but in some cases 3 free registers were not enough. For example, the Multiply instruction requires at least one more register than is available. This can only be solved by temporarily writing some portion of a MIX register, not currently being used, out to core memory.

The second firmware problem encountered was caused by the misalignment of MIX bytes and Microdata bytes. Since byte boundaries of the host machine did not correspond to byte boundaries on the target machine, programming the MIX partial field specifications was quite involved. The format used to pack six MIX bytes into four Microdata bytes resulted in each MIX byte being stored in a slightly different position than the other MIX bytes. From figure 2.17 it can be seen that the MIX sign byte and the first data byte occupy the first Microdata byte with one unused bit also present. MIX byte two and the high order two bits of MIX byte three are in Microdata byte 2. The low order four bits of MIX byte 3 and the high order 4 bits of MIX byte four are in Microdata byte 3. The low order 2 bits of MIX byte 4 and MIX byte five are in Microdata byte four. This format defies uniform handling of MIX bytes. As a result the microprogram routines which treated MIX partial word specifications were lengthy. A good example of this problem is the MIX Store A instruction. In this instruction the number of bytes specified by the $F$ field is taken from the right hand side
of $A$ and these bytes replace the contents of the effective operand address specified by the $F$ field. The bytes of the operand not mentioned by $F$ and the $A$ register are unchanged. Figure 2.17 illustrates all twenty-one variations of this instruction.

Thirty-four of the sixty-four MIX instructions were microprogrammed using the allocations discussed earlier. It became obvious, however, that the complete MIX emulator would exceed 2048 instructions, the size of the AROM. At this point the following compromises were considered.

1. Emulate a subset of the MIX instructions rather than the complete repertoire.
2. Page in sections of microcode from disk as they are required (7). This would increase MIX instruction execution time but would create a virtual AROM.
3. Reallocate MIX memory avoiding the packing of MIX bytes into Microdata bytes. This makes it possible to write simpler code but impossible to implement all 4000 words of MIX memory. In the midst of this consideration an additional 16 K of memory was acquired for the $1600 / 30$ allowing the adoption of method 3 as well as the implementation of all of MIX memory. This attempt to emulate MIX was then terminated and a new study of hardware allocations was begun taking advantage of the additional memory and the mistakes that had been made during this first attempt.

Figure 2.17

| $M_{S}{ }^{N} M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $\mathrm{M}_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $\mathrm{M}_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

Initial contents
in Memory
$M_{K}$-Some bit of the $K^{\text {th }}$ byte

| $A_{5} N_{M} M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(0,0)$

| $A_{S} N_{1} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |
| :--- |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(0,1)$

| $M_{5} N A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(1,1)$

| $A_{5}{ }^{N} A_{1} A_{1} A_{1} A_{1} A_{1} A_{1}$ |
| :---: |
| $A_{2} A_{2} A_{2} A_{2} A_{2} A_{2} A_{3} A_{3}$ |
| $A_{3} A_{3} A_{3} A_{3} A_{4} A_{4} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

Initial Contents in A Register $A_{\mathrm{K}} \mathrm{K}_{\mathrm{O}}^{\text {-Some } \mathrm{A}} \mathrm{bit}$ of the $\mathrm{K}^{\text {th }}$ byte

| $\mathrm{A}_{5} \mathrm{~N}^{\mathrm{A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4}}$ |
| :---: |
| $\mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{M}_{3} \mathrm{M}_{3}$ |
| $\mathrm{M}_{3} \mathrm{M}_{3} \mathrm{M}_{3} \mathrm{M}_{3} \mathrm{M}_{4} \mathrm{M}_{4} \mathrm{M}_{4} \mathrm{M}_{4}$ |
| $\mathrm{M}_{4} \mathrm{M}_{4} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5}$ |

STA M, $(0,2)$

| $M_{S} N_{A_{4}} A_{4} A_{4} A_{4} A_{4} A_{4}$ |
| :---: |
| $A_{5} A_{5} A_{5} A_{5} A_{5} A_{5} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(1,2)$

| $M_{5}{ }^{N} M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $A_{5} A_{5} A_{5} A_{5} A_{5} A_{5} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(2,2)$

| $A_{5} N_{A_{3}} A_{3} A_{3} A_{3} A_{3} A_{3}$ |
| :---: |
| $A_{4} A_{4} A_{4} A_{4} A_{4} A_{4} A_{5} A_{5}$ |
| $A_{5} A_{5} A_{5} A_{5} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(0,3)$

| $M_{5} N_{A} A_{3} A_{3} A_{3} A_{3} A_{3} A_{3}$ |
| :---: |
| $A_{4} A_{4} A_{4} A_{4} A_{4} A_{4} A_{5} A_{5}$ |
| $A_{5} A_{5} A_{5} A_{5} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(1,3)$

| $M_{S} N^{M_{1}} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $A_{4} A_{4} A_{4} A_{4} A_{4} A_{4} A_{5} A_{5}$ |
| $A_{5} A_{5} A_{5} A_{5} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(2,3)$

| $M_{S} N_{M} M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} A_{5} A_{5}$ |
| $A_{5} A_{5} A_{5} A_{5} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(3,3)$

| $A_{S}{ }^{N} A_{2} A_{2} A_{2} A_{2} A_{2} A_{2}$ |
| :---: |
| $A_{3} A_{3} A_{3} A_{3} A_{3} A_{3} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{4} A_{4} A_{5} A_{5} A_{5} A_{5}$ |
| $A_{5} A_{5} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M( 0,4 )

| $\mathrm{M}_{S} \mathrm{~N} \mathrm{~A}_{2} \mathrm{~A}_{2} \mathrm{~A}_{2} \mathrm{~A}_{2} \mathrm{~A}_{2} \mathrm{~A}_{2}$ |
| :---: |
| $\mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{4} \mathrm{~A}_{4}$ |
| $\mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5}$ |
| $\mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5} \mathrm{M}_{5}$ |

STA M, $(1,4)$

| $M_{S} N^{M_{1}} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $A_{3} A_{3} A_{3} A_{3} A_{3} A_{3} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{4} A_{4} A_{5} A_{5} A_{5} A_{5}$ |
| $A_{5} A_{5} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(2,4)$

| $M_{S} N_{1} M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{4} A_{4} A_{4} A_{4} A_{5} A_{5}$ |
| $A_{5} A_{5} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |

STA M, $(3,4)$

| $M_{5} N M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} A_{5} A_{5} A_{5} A_{5}$ |
| $A_{5} A_{5} M_{5} M_{5} M_{5} M_{5} M_{5} M_{5}$ |
| STA $M_{,}(4,4)$ |


| $A_{5} N_{1} A_{1} A_{1} A_{1} A_{1} A_{1} A_{1}$ |
| :---: |
| $A_{2} A_{2} A_{2} A_{2} A_{2} A_{2} A_{3} A_{3}$ |
| $A_{3} A_{3} A_{3} A_{3} A_{4} A_{4} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

STA M, $(0,5)$

| $M_{5} N A_{1} A_{1} A_{1} A_{1} A_{1} A_{1}$ |
| :---: |
| $A_{2} A_{2} A_{2} A_{2} A_{2} A_{2} A_{3} A_{3}$ |
| $A_{3} A_{3} A_{3} A_{3} A_{4} A_{4} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

STA M, $(1,5)$

| $M_{5} N M_{1} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $A_{2} A_{2} A_{2} A_{2} A_{2} A_{2} A_{3} A_{3}$ |
| $A_{3} A_{3} A_{3} A_{3} A_{4} A_{4} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

STA M, $(2,5)$

| $\mathrm{M}_{5} \mathrm{~N}_{1} \mathrm{M}_{1} \mathrm{M}_{1} \mathrm{M}_{1} \mathrm{M}_{1} \mathrm{M}_{1}$ |
| :---: |
| $\mathrm{M}_{2} \mathrm{M}_{2} \mathrm{M}_{2} \mathrm{M}_{2} \mathrm{M}_{2} \mathrm{M}_{2} \mathrm{~A}_{3} \mathrm{~A}_{3}$ |
| $\mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{3} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{4}$ |
| $\mathrm{~A}_{4} \mathrm{~A}_{4} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5} \mathrm{~A}_{5}$ |

STA M, $(3,5)$

| $M_{S} N^{M_{1}} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} A_{4} A_{4} A_{4} A_{4}$ |
| $A_{4} A_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

STA M, $(4,5)$

| $M_{S} N_{M_{1}} M_{1} M_{1} M_{1} M_{1} M_{1}$ |
| :---: |
| $M_{2} M_{2} M_{2} M_{2} M_{2} M_{2} M_{3} M_{3}$ |
| $M_{3} M_{3} M_{3} M_{3} M_{4} M_{4} M_{4} M_{4}$ |
| $M_{4} M_{4} A_{5} A_{5} A_{5} A_{5} A_{5} A_{5}$ |

STA M, $(5,5)$

## III. THE SECOND ATTEMPT

In the fall of 1974, the Computer Science Department increased the Microdata's core memory to 32 K bytes. At this point a second attempt was initiated to emulate the MIX 1009 computer using this additional memory. Again, the two major design problems concerned the allocation of Microdata hardware for the emulation of MIX hardware, and firmware logic problems.

## Hardware Allocation Problems

The first design decision in this second attempt was again how one should emulate MIX's memory. The memory resources now available on the Microdata $1600 / 30$ and the memory requirements of the MIX machine are reflected in Figure 3.1 .

|  | Words of Memory | Bits/ Byte | Total \# Total \# Character of Bytes of Bits Code |  |  | $\begin{gathered} \text { Numeric } \\ \text { Code } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Microdata } \\ 1600 / 30 \end{gathered}$ | $\begin{gathered} \text { undefined } \\ \text { byte } \\ \text { addressable } \end{gathered}$ | 8 | 32,728 | 261,824 | ASCII or EBCDIC | binary 2's compliment |
| $\begin{aligned} & \text { MIX } \\ & 1009 \end{aligned}$ | 4000 | 1/sign <br> 6/data | $\begin{gathered} 4000 \\ \text { sign } \\ 20,000 \\ \text { data } \end{gathered}$ | 124,000 | $\left\{\begin{array}{c} \text { Knuth's } \\ \text { Code } \end{array}\right.$ | $\left\lvert\, \begin{gathered} \text { binary sign } \\ \text { plus } \\ \text { magnitude } \end{gathered}\right.$ |

With the additional l6K of core memory the Microdata 1600/30 was larger than the MIX 1009. Recall that with 16 K of core memory the Microdata had only 16,364 bytes to implement MIX's 24,000 byte memory. In the first attempt this dilemma was
solved by packing each 31 bit MIX word into four Microdata 8 bit bytes. However, this design resulted in difficult firmware logic. But with 32 K of core memory, packing was no longer necessary since the Microdata had more than enough bytes to implement MIX's memory byte for byte.

This surplus of main memory solved the major problems previously encountered in implementing MIX's memory, but three problems still remainded, namely:

1. How many Microdata bytes should be used to emulate each MIX word?
2. How many bits should be used in each byte?
3. How should any extra Microdata memory be used?

In examining the first of these problems, it appears that either five bytes per MIX word or six bytes per MIX word was the best solution in light of previous experience. The five bytes per MIX word solution required packing the sign and the first MIX data byte together. This packing would result in more available MIX memory but would inhibit uniform handling of all five data bytes. Uniform handling and the ability to generalize the firmware for partial word operations was not possible in the first attempt, it was a primary consideration however in the second attempt. Therefore, the six-bytes-per-MIX-word solution was selected where the sign byte and 5 data bytes would each be assigned to a separate Microdata byte, figure 3.2.

Figure 3.2

| Sign Byte |
| :---: |
| $1^{\text {st }}$ Data Byte |
| $2^{\text {nd }}$ Data Byte |
| $3^{\text {rd }}$ Data Byte |
| $4^{\text {th }}$ Data Byte |
| $5^{\text {th }}$ Data Byte |

Recall from Chapter II that the three disadvantages of the six byte solution were:
A) Not all 4000 words of MIX memory could be emulated.
B) Address translation from MIX address to Microdata address and vice versa was time consuming.
C) Detection of MIX word boundaries was difficult when given only the corresponding Microdata address.

The increase of main memory to 32 K solved problem $A$, in fact 8,728 bytes of Microdata memory would be still available at six bytes per MIX word. Problem $B$ can be solved, as discussed in Chapter II, however, address translation is still time consuming. Problem $C$ however, is the most difficult. Recall that MIX Input/Output instructions handle the sign byte of each MIX word differently from the data bytes. On Input the sign bytes are set positive and on Output the sign bytes are ignored, figure 3.3 illustrate the Input operation.

Figure 3.3

S $1^{\text {st }} 2^{\text {sd }} \cdot 3^{\mathrm{rd}} 4^{\text {th }} 5^{\text {th }}$


Before Read
Read 80 characters into MIX Memory starting at MIX word 0000

In 0,(10)

ABCDEF...

S $1^{\text {st }} 2^{\text {sd }} 3^{\text {rd }} 4^{\text {th }} 5^{\text {th }}$

|  | O | A | B | C | D | E |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| MIX word 0000 |  |  |  |  |  |  |
| MIX word 0001 | O | F | G | H | I | J |
| MIX word 0002 | O | K | L | M | N | 0 |
| MIX word 0003 | O | P | Q | R | S | T |
|  | MIX word 0004 | U | U | V | W | X |

After Read

Input/Output on the host machine however occurs one byte at a time, and the microprogram must use Microdata addresses to store each data byte, thus the firmware must be able to sense MIX word boundaries. As mentioned earlier one way to do this is to divide each Microdata address by six. If the remainder is zero then this byte corresponds to a MIX sign byte and
should be handled accordingly. Another possible solution is to assign to each I/O device a counter that is set to zero when an I/O operation is initiated on that device, then each time a data byte transmission occurs this counter is tested to see if it is equal to zero. If not the data transmission would take place and the counter would be decremented. But if the counter is zero the Microdata address corresponds to a MIX sign byte and this byte should be either zeroed or ignored, depending on whether the operation involved is input or output. The counter would then be set to 5 and normal handling of data could resume, figure 3.4 presents a flowchart for the above description. Either of these two methods, dividing by six or running a special counter would solve the problem of MIX word boundary detection but neither is easily accomplished.

Having tentatively adopted the six-byte-per-MIX-word solution, the next decision concerned how many bits should be used in each MIX byte. Knuth specifies each MIX word should hold at least 64 values, but a most 100 values. This range allows MIX to be implemented as either a binary or decimal machine. This implies that any binary implementation would have to use 6 bit data bytes. However, the Microdata is an 8 bit machine. The Arithmetic-Logic Unit of the Microdata accepts 8 bit operands and produces an 8 bit result plus an high order carry to be used as a Link bit in multiple byte operations. If MIX was to be emulated with a 6 bit byte

Figure 3.4

then the following format would result, figure 3.5 .

Figure 3.5

| $S$ | $N$ | $N$ | $N$ | $N$ | $N$ | $N$ | $N$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $N$ | $N$ | $1_{1}$ | $1_{2}$ | $1_{3}$ | $1_{4}$ | $1_{5}$ | $1_{6}$ |
| $N$ | $N$ | $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ |
| $N$ | $N$ | $3_{1}$ | $3_{2}$ | $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ |
| $N$ | $N$ | $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ | $4_{5}$ | $4_{6}$ |
| $N$ | $N$ | $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ |

$$
\begin{aligned}
& \text { S - Sign Bit } \\
& \mathrm{N} \text { - Not used } \\
& \text { Ki- } \mathrm{i}^{\text {th }} \text { bit of } \mathrm{K}^{\text {th }} \\
& \text { byte }
\end{aligned}
$$

This format complicates all arithmetic instructions in MIX. If this format is allowed, the existing Microdata hardware for doing arithmetic operations cannot be used as intended. Incrementing a two byte counter, a very common and usually very simple operation is now fairly involved. The hardware Link bit provided in the Microdata ALU cannot be used to indicate a carry, so firmware logic must be developed to handle the high order carry. Figure 3.6 shows one way of incrementing two 6 bit bytes on the Microdata ALU.

Figure 3.6

* Assume Pl contains the 6 high order bits of the counter
* And P2 contains the 6 low order bits of the counter
* Also assume P1 and P2 are carried in the following form
* 00111111 High order 2 bits $=$ zero
* 00222222

INC 2 Increment P2
TN 2, X'40' Test for high order carry JP RTN No high order carry so continue

* High order carry has occurred

LT $X^{\prime} 3 F^{\prime} \quad$ Load mask into $T$ register
AND 2,T Clear carry from P2
INC 1 Increment $P 1$

* Now overflow is possible

TZ 1,X'40' Test for overflow JP OVERFL Overflow has occurred

* Return

Using the Microdata's ALU as intended a two byte (8 bit) counter can be incremented as shown in figure 3.7.

Figure 3.7

* Assume P1 and P2 again contain the counter

INC 2 Increment low order 8 bits
ADD 1,L,C Add Link bit to high order 8 bits, set condition flags
TZ O,X'Ol" Test for overflow
JP OVERFL Overflow has occurred Return

If the 6 bit format doubles the number of instructions required to increment a two byte counter, it should be clear that involved instructions such as Multiply, Divide, Add, Subtract, Shift, Char, and Num would be considerably longer as well. Recall also that MIX, being a sign plus magnitude machine already conflicts with the Microdata's ALU since it is a two's complement unit.

In light of these complications and the fact that the first attempt failed because the firmware became so involved and lengthly that it would not fit into 2 K of AROM, an 8 bit data byte was adopted for the emulation of MIX. The format is shown in figure 3.8.

Figure 3.8

| $S$ | $N$ | $N$ | $N$ | $N$ | $N$ | $N$ | $N_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{1}$ | $1_{2}$ | $1_{3}$ | $1_{4}$ | $1_{5}$ | $1_{6}$ | $1_{7}$ | $1_{8}$ |
| $2_{1}$ | $2_{2}$ | $2_{3}$ | $2_{4}$ | $2_{5}$ | $2_{6}$ | $2_{7}$ | $2_{8}$ |
| $3_{1}$ | $3_{2}$ | $3_{3}$ | $3_{4}$ | $3_{5}$ | $3_{6}$ | $3_{7}$ | $3_{8}$ |
| $4_{1}$ | $4_{2}$ | $4_{3}$ | $4_{4}$ | $4_{5}$ | $4_{6}$ | $4_{7}$ | $4_{8}$ |
| $5_{1}$ | $5_{2}$ | $5_{3}$ | $5_{4}$ | $5_{5}$ | $5_{6}$ | $5_{7}$ | $5_{8}$ |

$$
\begin{aligned}
& \text { S - Sign Bit } \\
& \mathrm{N}-\text { Not used } \\
& \text { Ki- ith bit of } \mathrm{K}^{\text {th }} \\
& \text { byte }
\end{aligned}
$$

This eight bit data byte called for the adoption of another character code. Knuth's code, a six bit code, could have been used, however, it was felt that since the teletype, line printer, and disk worked in ASCII, it would be more
advantageous to use than forcing Knuth's code onto these devices via firmware.

The remaining memory allocation problem concerned what to do with the 8,728 bytes of surplus Microdata memory. The two choices are obvious:
A. Extend MIX memory by 1,454 words.
B. Provide some sort of system support (temporary storage).

Solution A enhances the MIX machine from the users point of view. However the extra memory is not necessary since MIX is suppose to have only 4000 words of memory. In fact, if programs are to be written according to Knuth's rule "that no more than sixty-four values are ever assumed for a byte" (1). The largest memory location addressable is location $4095\left(2^{6}-1\right)$. It would also seem that 4000 words of memory is more than enough for educational purposes. Thus adding more memory to the MIX machine offers no real advantage. Solution B offers some advantages that are not obvious at first. All Input/Output in MIX takes place in concurrent mode. That is, an I/O operation is started via an In or Out instruction but a major portion of the I/O operation takes place while the user executes other instructions. Certain information must be available to the microprogram in order to carry out these block data transfers. However this information, memory address, and counters, must be stored somewhere besides the MIX registers available to the user.

This surplus memory provides an ideal, and in fact the only, place to temporarily store this type of information. A decision was also made in this second attempt, for reasons that will be discussed later, to keep MIX's Index registers in main memory instead of the secondary files. Thus with this type of privileged data in main memory it is necessary to have an area of core that the MIX user cannot use. If certain MIX memory locations were dedicated to the above functions then the MIX user could alter concurrent I/O operations as well as the contents of the Index registers. It was thought that this was both dangerous for beginning programmers and unnecessary.

Having adopted solution $B$ one more question arose; where should MIX memory begin and where should the surplus memory reside? Three possible answers were considered, the two which follow are obvious:

1) The surplus resides at Microdata address 0000-8727 and MIX memory resides at $8728-35,728$.
2) MIX memory resides at 0000-24,000 and the surplus at 24,001-35,728.

The third possibility, and the one which was chosen was to begin MIX memory at Microdata 0000 and then alternate one MIX word with two surplus bytes throughout Microdata memory. This did not effect the availability of the surplus memory but it did solve two problems previously discussed in this chapter. Figure 3.9 illustrates the above solution.

Figure 3.9

| Microdata <br> Address | MIX <br> Address |
| :---: | :---: |
| 00000 | 00 |
| 00001 |  |
| 00010 |  |
| 00011 |  |
| 00100 |  |
| 00101 |  |
| 00110 |  |
| 00111 | 01 |
| 01000 |  |
| 01001 |  |
| 01010 |  |
| 01011 |  |
| 01100 |  |
| 01101 |  |
| 01110 |  |
| 01111 |  |
| 10000 |  |
| 10001 |  |
| 10010 |  |



Using this memory layout the addressing problems of the six byte per MIX word solution were solved. Each MIX word is six Microdata bytes long but now each MIX word begins on a Microdata address which is a multiple of eight. Thus conversion from MIX address to Microdata address can be accomplished by shifting the MIX address three places left. Conversion from Microdata address to MIX address involves shifting the Microdata address 3 places right. MIX word boundaries are also easy to sense. Any Microdata address ending in 000 is a word boundary. Surplus bytes are also easy to detect since their addresses all end in either 110 or 111 .

In summary, the memory allocation problem was resolved by the following three policies:

1. One MIX word was to be composed of six Microdata bytes.
2. Each MIX byte was to contain 8 bits.
3. MIX memory would begin at Microdata address 0000 but each MIX word would be followed by two surplus data bytes.

It should be noted that these surplus data bytes are invisible to the MIX user. This inleaving of MIX words and surplus data bytes also allowed a minor extension of MIX memory from 4000 words to 4096 words. Some of these extra 96 words were dedicated for purposes not included in Knuth's specifications. For example, one word in high core is trapped to by the microprogram if an illegal address, opcode or I/O device is encountered. Two words are dedicated to each I/O device, one to store the device status byte upon completion of an I/O operation and one as a trap address in case of an $1 / O$ error on that device.

The second design decision concerned the mapping of MIX's registers into the hardware available on the Microdata 1600/30. The registers which were to be emulated along with their lenghts' are reflected in figure 3.10. Figure 3.10 appears on the following page.

As noted in chapter II the Microdata provides a 30 register work area for the microprogrammer to use in emulating the registers of target machines. In the first attempt all MIX registers were kept in these 30 file registers, however, this left only one free work register. This constraint

| A Register | Sign plus 5 bytes |
| :--- | :--- |
| X Register | Sign plus 5 bytes |
| Instruction Register | Sign plus 5 bytes |
| Instruction Counter | 2 bytes |
| Jump Save Register | 2 bytes |
| Index Register 1 | Sign plus 2 bytes |
| Index Register 2 | Sign plus 2 bytes |
| Index Register 3 | Sign plus 2 bytes |
| Index Register 4 | Sign plus 2 bytes |
| Index Register 5 | Sign plus 2 bytes |
| Index Register 6 | byte |
| Overflow and |  |

resulted in rather strained firmware logic and in some cases MIX registers had to be read out to main memory temporarily to provide the necessary work space. The idea of storing some of MIX's registers in main memory had been considered, this was avoided in the first attempt since intuitively it would slow the MIX machine. In the second attempt this approach was again considered. It was decided that if simpler firmware logic would result from certain registers being stored in main memory then the speed gained through this simpler and therefore faster logic would make up for the time spent paging registers in and out of main memory. One should also note that the sum of the registers listed in figure 3.10 is 41 file registers. Thus there were more MIX register bytes to emulate than there were file registers.

Initially it was decided to place the X register and the Index registers in main memory and to page them as required into the secondary file. Nine file registers (1-9) were reserved in the secondary file to hold the registers that were currently paged-in. A page map was to designate which registers were in memory and which were in the secondary files as well as which MIX register was in which set of Microdata files. Using this set-up either the $X$ register and one Index register or up to 3 Index registers could be in the secondary files at any given time. The X register could fit into two possible slots either
registers $1-6$ or registers 3-9, and Index registers could fit into either registers $1-3,4-6$, or $7-9$. This paging algorithm plus the other five MIX registers consumed a total of 29 registers leaving one register free.

Although this method did allow the emulation of all of MIX's registers and free work space could be created at almost any time by paging the registers in the secondary file out to memory, the overhead involved was considered very high. Instructions concerning the X registers were complicated since it would be in two positions. Index register routines were complicated, since they could be in any one of three places in the Secondary file. The accounting involved in keeping track of the current location of each MIX register file required three file registers and a considerable amount of AROM. Some sort of scheduling algorithm was also required to determine which register should be paged out in order to make room for the incoming register. It was thus decided that this strategy was too costly both in terms of firmware logic and file registers.

The paging concept was then amended to apply only to the Index registers, with only one Index register allowed in the file registers at any given time. The $X$ register would reside permanently in the secondary files. This simplified the X register instructions considerably, as will be discussed later. The Index register instructions were also simplified since now there were only six different

Index registers instead of thirty-six. For example, there are six load Index instruction, one for each Index register. But all six are effectively represented by one Load Index routine since all the Index registers are loaded into the same place in the secondary file. This routine calls the paging routine to page in the required Index register and then loads this register with the proper contents. The same is true for the Load Index negative, Store Index, Jump On Index, Enter Index and Compare Index instructions. The accounting problem associated with the paging system was also simplified. The page map was now 3 bits long; these bits contained the number of the Index register currently rolled in from memory or the value zero if all the registers were currently rolled out. This ability to page all the Index registers out to memory provided an easy way to create free work files when the need arose. By allowing only one Index register in the Secondary files at any time, the need for a scheduling algorithm was eliminated. If Index register 1 is in the Secondary files and Index register 2 is required, either for indexing or by an Index instruction, Index register 1 must be paged out and then Index register 2 paged in.

The detailed flowchart of the paging mechanism, called the Index Register Supervisor can be seen in Chapter $V$ and the microcode for the routine is found in Chapter VI.

Having solved the problem of too-many-MIX-registers-and-not-enough-files, the allocation of MIX registers to Microdata files was begun. The A register, the Instruction register and the Instruction Counter were assigned to the Primary file while the X register, Overflow and Comparison Indicators, Index registers, Index Map and Jump register were assigned to the Secondary file.

The Instruction Counter and Instruction register were again placed together to facilitate the fetch routine. The A register was placed in the same file with the Instruction register for the same reasons discussed in Chapter II, the main one being that the $A$ register is the register most likely to be involved in the next instruction fetched, Although only one free work file remained in the Primary file, the three files in the Instruction Counter containing the Operation Code, the Index register and the sign of the Memory Address normally become available following the execution of the Instruction Decode Routine. These four free work areas in the Primary file are available in most cases.

The remaining MIX registers, the X register, the Home position for the Index registers, the Index Map, the Overflow and Comparison Indicators and the Jump Save register were grouped together out of necessity since the secondary file was the only place left to put them.

Figure 3.11 illustrates the file mapping that was finally selected. The A register was allocated Primary

Figure 3.11

files Pl, P2, P3, P4, P5, and P6. The X register was allocated the matching registers in the Secondary file. This allignment simplified the different $A$ and $X$ instructions in much the same way that paging simplified the Index instructions. The only difference between $a$ Load $A$ and a Load $X$ instruction is the perodic selection of the Secondary files instead of the Primary files.

The Instruction register was placed in P8-Pl3 with P7 being the one free work file. This placed P7 next to the sign byte of the instruction address, which is one.of the first files in the Instruction register to become free. The Instruction Counter was then assigned to P14 and Pl5, the remaining Primary files.

The Overflow and Comparison Indicators, a 4 bit register, and the Index Map, a 3 bit register, were combined into Secondary file S7. The Home position for the Index registers was assigned $\mathrm{S} 8, \mathrm{~S} 9$, and 510 . The Jump Save register was alligned wi.th the Instruction Counter in Sl4 and Sl5. This left sll, Sl2, and Sl3 as free work registers.

It should be noted that eleven file registers can be freed after instruction decode if they are needed. P7, Sll, Sl2, and Sl3 are always free. P8, Pll, and P13 are free after instruction decode. 58,59, sl0 can be freed by paging the current Index register out to memory after the effective operand address has been computed. Finally, the
seven bits of $S 7$ can be packed into $S l$ with the sign of the X register if necessary, freeing 57.

The mapping allowed simplified coding of Index instructions and of $A$ and $X$ instructions as well as ample work space and result in the successful emulation of the MIX 1009 computer.

Firmware Logic Design:

Having defined the MIX Machine in terms of the Microdata's hardware, firmware design could begin. First a general overview of the system was composed. The following is an explanation of the overview as presented in figure 3.12. Start Routine:

- performed following cold start and prior to the execution of any MIX instructions;
- enables external interrupts;
- enables the real time clock;
- initializes the teletype;
- Ioads the Instruction Counter from
a dedicated high core address.
Fetch Routine:
- fetches the next instruction into
the Instruction register from the address contained in the Instruction Counter.

Addressing Routine:

- computes the effective operand address

Decode Routine:

- examines the Instruction Operation Code and transfers control to the corresponding firmware instruction module;

Instruction Modules:

- firmware routines that execute the individual MIX instructions;


## Interrupt Handler:

- executed after the execution of the last instruction and prior to fetching the next instruction:
- acknowledges and handles external interrupts from $I / O$ devices;
- acknowledges and handles internal interrupts from the real time clock and console pannel.

Subroutine Packet:

- Index register Supervisor: handles the paging of MIX index registers.
- I/O Routines:
used by the Input/Output instructions as well as the interrupt handler.
- Error Routines:
handles user errors such as illegal addresses, illegal opcodes, illegal I/O device numbers, and I/O errors.

An attempt was made to keep the MIX emulator as modular as possible. This facilitated program development and debugging as well as simplifying the decode routine. The decode routine divides the MIX instruction set into seven groups. Each group representing a type of MIX instruction.

Figure 3.12 SYSTEM OVERVIEN


The seven groups are:

1. Opcodes 0-7 Arithmetic-Logic instructions
2. Opcodes 8-23 Load instructions
3. Opcodes 24-33 Store instructions
4. Opcodes 34-38 Input/Output instructions
5. Opcodes 39-47 Jump instructions
6. Opcodes 48-55 Enter and Increment instructions
7. Opcodes 56-63 Compare Instructions

The remainder of this Chapter has been devoted to a discussion of the major logic problems and their solutions encountered in microprogramming each of these modules.

## Opcode 0-7 Arithmetic-Logic Instructions

The Arithmetic Logic instructions are composed of ten instructions. Four of these instructions are relatively straight-forward and nothing will be said here concerning these instructions. If more information is required about these routines, consult the corresponding flowcharts in Chapter V and microcode in Chapter VI. These four instructions are NOP, HLT, SHIFT, and MOVE.

The remaing six instructions are the various arithmetic operations, ADD, SUB, MUL, DIV, CHAR, and NUM. The first problem encountered in microprogramming these routines was that of representing sign plus magnitude arithmetic on a two's complement machine. This problem was also found when coding the increment immediate and decrement immediate
portions of opcodes 48-55 and in the Compare instructions, opcodes 56-63. The major difficulty involved adding or subtracting two sign plus magnitude numbers, since no hardware mechanism was available to;

1) determine the sign of the result;
2) determine if the result was in true form or two's complement form;
3) determine if overflow had occurred.

The Microdata's ALU does, of course, provide this type of hardware support, but only for two's complement arithmetic. Therefore, the existing negative result indicator and overflow indicator could not be used. The Microdata's negative result indicator is turned on when the high order bit of the result is a one, this high order bit being the sign bit in two's complement. However, in the case of MIX's sign plus magnitude format the presence of a one bit in the high order position indicates the presence of a large magnitude and says nothing about the sign of the mumber involved. The Microdata's overflow indicator is turned on "when the carry out of the high bit of the adder differs from the carry into it" (3). But for sign plus magnitude operations overflow occurs when the signs of the two operands are the same and the high order carry out of the address (i.e. the contents of the Link register) is a one.

When performing sign plus magnitude addition four cases arise, namely:

Case 1. ( +A ) + (+B);
Case 2. ( -A ) $+(-B)$;
Case 3. ( +A ) $+(-B)$;
Case 4. $(-A)+(+B)$.
The following two rules were employed to perform sign plus magnitude addition using the Microdata's ALU.

Rule 1: If the signs of the operands are the same, case 1 and 2, then add the magnitudes together, giving the result the sign of $A$. Overflow has occurred if the Microdata's Link register contains a one.

Rule 2: • If the signs of the two operands are different, cases 3 and 4, then the two's complement of $B$ is formed, the addition occurs, and the Link register is examined. If the Link register contains a one the result is in true form and the sign of the result is the sign of $A$. But if the Link register contains a zero, then the magnitude of the result must be two's complement and the sign is the complement of the sign of $A$, (or simply the sign of $B$ ).

This algorithm for sign plus magnitude addition also works for sign plus magnitude subtraction with one modification, namely the sign of $B$ must first be complemented
then the addition algorithm can be employed, figure 3.13.

Figure 3.13

$$
\begin{array}{ll}
(+A)-(-B)=(+A)+(+B) & \text { Case } 1 \\
(-A)-(+B)=(-A)+(-B) & \text { Case } 2 \\
(+A)-(+B)=(+A)+(-B) & \text { Case } 3 \\
(-A)-(-B)=(-A)+(+B) & \text { Case } 4
\end{array}
$$

The flowchart of the algorithm for two's complement addition and subtraction on the Microdata 1600/30 appears on the following page in figure 3.14 .

In the actual microprogramming of this algorithm one major inefficiency was discovered. In figure 3.14, Box 14.1 and Box 14.2 represent the bulk of the required microcode. Since they involve multiple byte addition or subtraction operations they are quite long. The other unlabeled flowchart symbol's are represented in microcode by two or three instructions. However, the subtract section, Box l4.1, is identical to the add section, Box 14.2 with the exception that all add instructions (opcode 8) are replaced by two's complement subtract instructions (opcode 9). To avoid this repetition of code figure 3.14 was modified to take advantage of the Microdata's U register. The microprogrammer can select the $U$ register, an eight bit register, to be ORed into the high order eight bits of the next instruction. For example, the instruction in figure 3.15 adds the contents of the $T$ register to Primary file 6 if the $U$ register contains

Figure 3.14


X'00'. However, it forms the two's complement difference of Primary file 6 and the $T$ register $(P 64-P 6 \rightarrow T)$ if the U register contains $X^{\prime} 10^{\prime}$.

Figure 3.15


Figure 3.16 gives the revised general logic flow used in performing MIX sign plus magnitude addition and subtraction.

The next problem encountered in microprogramming the Arithmetic operators was that of performing two's complement multiplication and division. The Microdata's ALU does not have a multiply or divide function available. However, multiplication and division are actually easier in sign plus magnitude format than in two's complement format. After the mechanism for testing overflow and negative results were developed for the add and subtract algorithm. The multiplication routine used a typical shift and add algorithm while the division employed one of the non-restoring techniques. These algorithms are common and are not discussed in this chapter. Detailed flowcharts and the corresponding microprograms can be found in Chapters $V$ and VI.

The remaining two Arithmetic Operators NUM and CHAR proved to be the most difficult of the Arithmetic-Logic instructions. The MIX instruction NUM takes the ten digit

Figure 3.16

decimal number is ASCII code loaded in the $A$ and $X$ registers and converts them into the corresponding binary number, placing the result in the $A$ register. It is assumed that these ten characters are numeric and not alpha-numeric. CHAR provides the opposite function. It takes the 40 bit binary number in the $A$ register and converts it into the equivalent decimal number, encoded in ASCII.

The NUM routine works by stripping the four high order zone bits off of each ASCII character. This leaves a ten digit Binary Coded Decimal number which was then expanded according to figure 3.17.

Figure 3.17

| $a_{0}$ | $a_{1}$ | $a_{2}$ | $a_{3}$ | $a_{4}$ |
| :--- | :--- | :--- | :--- | :--- |

A register B register

$\left.\left(\left(\left(\left(\left(\left(\left(\left(a_{0} * 10+a_{1}\right) * 10+a_{2}\right) * 10+a_{3}\right) * 10+a_{4}\right) * 10+a_{5}\right) * 10+a_{6}\right) * 10+a_{7}\right) * 10+a_{8}\right) * 10+a_{9}\right)$
This part of the expansion was This part of the expandone with a 3 byte multiply. sion was done by a 5 byte multiply.

As noted above two special multiply routines were written to perform this expansion. One multiplied a three byte operand by 10 and the other multiplied a five byte operand by 10. This was done to speed up the execution of this instruction. Figure 3.18 points out that multiplying a number $X$ by 10 is straight forward.

Figure 3.18

$$
x * 10=(x * 5) * 2=\left(x * 2^{2}+x\right) * 2
$$

The CHAR routine is essentially a reversal of the NUM algorithm operand, initially the 40 bit contents of the $A$ register is divided by 10 . The remainder after the division was ORed with hexidecimal $X^{\prime} B O^{\prime}$ to produce the corresponding ASCII character. This division occurred ten times constructing the ten digit decimal number from right to left.

Opcodes 8-23 Load instructions and
Opcodes 24-33 Store instructions:
The microprogramming of the Load instructions and the Store instructions was greatly facilitated by the way MIX hardware was emulated on the Microdata. No logic problems were encountered in programming these routines. However, it is interesting to note the difference in AROM utilization on these routines between this attempt and the first attempt. The Load routine for the first attempt, which handled all 16 Load commands took a total of 166 microinstructions. However, by reorganizing memory and file allocations the Load routine in the second attempt took only 86 instructions. In fact the number of microinstructions required to code the Load routine and the Store routine, 26 MIX instructions, totaled only 136 words of AROM. Details of these routines can be found in Chapters V and VI.

Opcodes 39-63 Jump Instructions Enter and Increment Instructions and Compare Instructions

The only major problem encountered with these instructions was the problem previously discussed concerning sign plusm magnitude addition and subtraction. After this problem was solved these routines proved trival. Chapters V and VI contain details in these instructions.

Opcodes 34-38 Input/Output Instructions and the Interrupt Handler

The MIX I/O routines are by far the most involved in the MIX emulator. MIX is designed so that the user need not worry about details of Input/Output. All MIX Input/Output occurs in concurrent mode; the user initiates the operation and then is free to perform other work. At some later time the user checks if the operation has completed via a Jump Busy (J-Bus) or a Jump Ready (J-Red) instruction. Figure 3.19 gives the complete table of MIX Input/Output equipment, all of which is optional. (1).

Figure 3.19
Unit number

| Peripheral Device | Record Size |
| :---: | ---: |
| tape unit no. t ( $0 \leq t \leq 7)$ | 100 words |
| disk or drum unit no. $\bar{d}(8 \leq d \leq 15)$ | 100 words |
| Card Reader | 16 words |
| Card Punch | 16 words |
| Printer | 24 words |
| typewriter and paper tape | 14 words |

Each device has an associated fixed length record size. Transfers to and from the magnetic units involve full MIX words, sign and five bytes. Input or Output to the other devices is by character code, thus on Input signs are set to zero, and on Output signs are ignored.

The format of the Input/Output instructions is a little different from the rest of the MIX instruction repitoire. The opcode is, of course, used to indicate which I/O instruction the user wishes to execute. The F-field is used to denote which device is to be activated, and the memory address, which may be indexed, points to the first word of the buffer area to be used. The length of this buffer area is determined by the device chosen, (F-field) and by Figure 3.19.

Emulation of MIX I\% instructions was difficult because all the work associated with Input/Output must be performed by the microprogram. The MIX user provides the emulator with three parameters; (1) the direction of transfer, (2) the device number, and (3) the buffer address. After this presentation of parameters the microprogram is responsible for the remainder of the operation. The problem of writing these device handlers was complicated by the way the Microdata 1600/30 devices work. Of the MIX devices described in figure 3.19 the following were implemented.

Figure 3.20

| Unit Number | Peripheral Device | Record Size |
| :---: | :---: | :---: |
| 14 | Disk Drive | 32 words |
| 15 | Disk Drive | 32 words |
| 16 | Card Reader | 16 words |
| 18 | Printer | 24 words |
| 19 | typewriter and paper tape | 14 words |

Due to differences in the peripheral controllers, these four devices employ three different types of Input/Output. The card reader and printer work in concurrent interrupt mode. In this mode the device controller generates a concurrent I/O request (interrupt) each time it is ready to perform a data transfer. Each data transfer involves sending or receiving a single byte of information. The typewriter and paper tape (teletype) work in byte mode. This mode of Input/ Output is the simplest of all I/O schemes. No interrupts are available in byte mode operations. The microprogram must repeatedly sample the teletype controller status byte and test if the controller is ready to transfer a byte of data. When the controller is finally ready, a single byte of data can be transmitted either to or from the teletype. The disks employ a mode resembling the I/O described for MIX: A Direct Memory Access (DMA) port is used by the disk controller to handle disk $I / O$. This port provides a direct path between main memory and the specified disk drive.

Therefore, no microprogram intervention is required once the operation has been initiated. The microprogram starts a disk operation by sending four parameters to the disk controller as follows:
(1) Device Address;
(2) Section Address;
(3) Starting Memory Buffer Address;
(4) Ending Memory Buffer Address.

Once this information is received the transfer takes place automatically.

The remainder of the Chapter is divided into three sections. Section one presents the card reader and printer handlers. Section two explains the teletype handler and section three deals with the disk handler.

Card Reader and Printer

Three major problems were encountered in writing the I/O handlers for the card reader and printer. The first problem was to develope a scheme to perform block transfers. This can be accomplished by setting a counter equal to the number of bytes to be transfered and saving the address of the buffer area. Then when a concurrent request is recognized the microprogram adjusts the counter and the memory address and performs the transfer. However, if the $1 / 0$ is to be concurrent, the user must be allowed to execute MIX instructions between data transfers. This implies that
the concurrent counter and buffer address cannot be saved in the file registers, since some MIX instructions use all of the files in the course of their execution. Thus these concurrent I/O values were stored in dedicated surplus memory bytes. As a result these counters are invisible to the MIX user.

As shown in figure 3.21, the execution of an In command to the card reader or an Out command to the printer occurs in three steps. First the status of the unit involved is polled to see if the controller is currently performing an I/O operation. If the unit is busy then the microprogram loops through the interrupt subroutine until the unit is ready. At this point a command is issued to the device controller to arm the concurrent interrupts and to begin an I/O operation. The concurrent count is then assigned its proper value, either 80 for the card reader or 120 for the printer, and this value along with the instruction memory address, files P9 and Pl0 are read out to the corresponding dedicated memory locations.

Recall from figure 3.12 that the interrupt routine is executed immediately prior to fetching the next MIX instruction. It is this routine that actually performs the data transfers once a concurrent operation has begun on the card reader or printer. Figure 3.22 illustrates the handling of concurrent interrupts by the interrupt subroutine. If a concurrent request has occurred, the request is acknowledged

Figure 3.21
Concurrent I/O Initiation


Figure 3.22

and the requesting device responds by supplying its device address. The interrupt routine examines this device address to determine which device is requesting service. Once this has been determined the devices concurrent values are fetched from main memory. These counters are adjusted and the specified transfer occurs. The concurrent counter is then tested if it is still positive the counters are written back out to main memory. However, if the counter is zero or negative the interrupting device is disabled and interrupts for this device are disarmed.

The second problem in designing the concurrent $I / O$ routines concerned the card reader's character code. The card reader uses the EBCDIC character code while the other devices use ASCII. Therefore, translation from EBCDID to ASCII must occur before a card image can, for example, be listed on the printer. This conversion involves a simple table look up. The high order two bits of the incomming EBCDIC character are masked off and the low order bits are then used as an index into the ASCII table to retrieve the corresponding character. Since MIX provides no logical operators this masking operation is rather involved if the MIX user must perform the conversion. Therefore, the EBCDIC to ASCII conversion was performed in the microprogram. This was rather expensive in terms of AROM utilization. There are 64 characters in the ASCII code. However 128 AROM locations were required to hold the table. This resulted from
the lack of a microinstruction of the form;

Figure 3.23

| Opcode | file register | AROM address |
| :--- | :--- | :--- |

Load the specified file register with the contents of the given address.

The only Load instructions are Load Immediate instructions, where the literal in the low order 8 bits of the instruction are loaded into the specified register. As a result each entry in the ASCII table was composed of two microcommands. The first was a Load immediate instruction, the second was a Jump instruction. The microprogram that converts from EBCDIC to ASCII works as follows:

1. AND off the high order two bits of the EBCDIC character;
2. Shift the remaining 6 bits one place left;
3. Move the register containing these bits to the L register (This creates a multiply way branch, for now the low order 8 bits of the microlocation counter have been altered).
4. A branch to the ASCII table occurs where the correct ASCII character is loaded into a predetermined file register;
5. A Jump back to the card reader routine occurs;
6. At this point the conversion process has been accomplished.

The third problem encountered also concerned the card reader. The Microdata $1600 / 30$ and the card reader controller were designed to recognize certain error conditions such as, pick failure, hopper empty, and illegal Hollerith Codes. When such an error is detected an external interrupt is generated. However, MIX does not specify how these interrupts should be handled. Therefore, two high core MIX words were dedicated to the card reader to allow the user to handle these I/O errors. If an external interrupt from the card reader is encountered the interrupts routine stores the card reader status byte and the contents of the MIX location counter in one of these dedicated locations and then loads the MIX location counter with the address of the other dedicated location. Thus the next instruction will be fetched from this interrupt address. If the user wishes to halt anytime a card reader error occurs, he simply loads this location, prior to run time with a MIX Halt instruction. If thes user wants to handle the error, then a Jump instruction should be placed at this location which will cause control to be transfered to the users error routines. Following the execution of the error routine, the user can load the old contents of the MIX Location Counter into the address portion of a MIX Jump instruction
and jump back to section of MIX code being executed when the error occurred.

Typewriter and Paper Tape
The typewriter and paper tape station available on the Microdata 1600/30 is a 10 baud full duplex teletype. This device works in byte mode and no interrupts are set by the controller. This presented several problems. First, if teletype Input/Output was to be performed concurrently with the execution of MIX instructions the interrupt routine must handle all but the I/O intialization. However, since no data ready interrupts were available, some other mechanism had to be developed to time data transmissions due to the slowness of the teletype. The teletype could be polled on each execution of the interrupt routine, however, this routine is executed approximately once every 40 microseconds and the teletype transmits only 10 characters per second. Thus polling each time the interrupt routine was entered seemed somewhat extreme. The only other timing device available was the Microdata real time clock. This hardware clock generates an internal interrupt once every millisecond. This is still 100 times faster than the teletype; however, it was an improvement over a few cycle times. This interrupt scheme along with four dedicated bytes of surplus memory solved the teletype problem. Three of these dedicated bytes were used to provide the memory buffer address (l6 bits) and the byte counter, as with the
card reader and printer. The fourth byte was used as an internal MIX status byte for the teletype. One bit of this byte was labeled the "controller ready bit". If this bit was a one the device was ready to begin an I/O operation. If this bit was zero then the teletype was still involved in an I/O operation started previously. This bit was used both in the In and Out routines as well as in the interrupt routine. The In and Out routines loop through the interrupt routine until this bit becomes a one. The interrupt routine test this bit upon receiving a real time clock interrupt. If this bit is one then the teletype routine is skipped. If it is a zero an attempt is made to transfer a byte of data. Four other bits of this internal MIX status bytes were assigned functions also. One bit was dedicated as an input flag and one as an output flag. This was necessary in order to determine which operation was to be perfomred.

One bit was used to remember when to send a line feed. In case of either teletype Input or Output, once 14 words have been transmitted a carriage return and line feed must be sent. The interrupt routine recognizes the need to send a carriage return when the counter goes to zero. Upon sending the carriage return the line feed flag is set to 1 . The next time the teletype is polled, the interrupt routine finds the counter zero and the line feed flag turned on. The interrupt routine then sends a line feed and resets the internal
status controller ready bit to a one.
The other dedicated bit in the internal status bit of the teletype is used to reflect input characters back to the typewriter (teletype is full duplex). When in Input mode, the interrupt routine must receive characters from the keyboard and then send this character back to the printing ball, so the characters being input will be written on the teletype paper. However, this reflection cannot be done immediately. The reflection must occur the next time the teletype is ready to receive data. Thus when a character is input from the keyboard, the interrupt routine receives the byte and stores it in the location specified by the memory address counter. However, the memory address counter and byte counter are not updated at this time. The interrupt routine turns the input bit off and turns on the reflection and output bits. The next time the teletype is ready the interrupt routine finds the output bit on so the data byte pointed to by the memory address counter is output and the counters are adjusted and read back to memory. The interrupt routine then tests to see if the reflection flag is on. If it is not, the interrupt routine leaves the teletype handler and proceeds to find other interrupts. But if the reflection flag is on, the interrupt routine turns this bit and the output bit off and turns the input bit on. Figure 3.24 illustrates the format if the teletype internal status byte.

Figure 3.24


Figures 3.25 and 3.26 present a general flowchart of the teletype internal status byte.

At this point a word concerning Input/Output timing seems appropriate. What quarentee is there that the interrupt routine will process $I / O$ interrupts fast enough to avoid losing any information? This problem is most serious on the card reader since it is faster than the teletype. If there exist a MIX instruction whose execution time is longer than the time between card reader interrupts, then it is possible to miss information, for example, the routine might only receive every other byte. The printer is faster than the card reader, but once the printer is ready to receive a data byte, it will stay ready as long as no outside intervention occurs. However, when the card reader interrupts to request a transfer, this interrupt must be answered within a certain time frame or else the next byte of information will

Figure 3.25
Teletype In and Out Instructions


arrive, overlaging the previous byte.
To show that the microroutine is fast enough to handle the card reader, the longest possible MIX instruction cycle time must be shown to be shorter than the shortest possible interval between data signals. Figure 3.27 shows how an upper bound on the longest path through the MIX emulation can be found.

Figure 3.27

1. Execution of the fetch routine requires 44 clock pules (200 nanosecond pulses).
2. The memory address and decode routines contain no loops and the total number of instructions involved in both routines is 127. This includes all possible paths.
3. The interrupt routine is 215 instructions long. Note: Card reader interrupts are handled first by this routine.
4. The longest MIX instruction is the Char instruction which is 116 commands long, some sections of which are executed 10 times.
5. An upper bound on the worst case is thus $44+127+215+116 * 10=1546$ clock pulses.

The data signal from the card reader lasts, in the worst case (allowing for skewness and taking only the highest light signal), at least . 5 milliseconds or 500,000 nanoseconds
$\left(.5 * 10^{-3}=500,000 * 10^{-9}\right)$. One clock pulse occurs every 200 nanoseconds on the Microdata, so each data signal lasts 2,500 clock pulses, safely more than the 1544 required.

## Disks

The disk drivers were the simplest I/O handlers written due to the hardware available on the Microdata. However, several problems were encountered. Knuth specified that each disk record should consist of 100 MIX words. This works out to 800 Microdata bytes. However, the smallest addressable block on the Microdata disk is 256 bytes long. Thus to accommodate 800 bytes, three full sectors plus 32 bytes of a fourth sector are required. This wastes the remaining 224 bytes of the fourth sector. The disk record size was therefore made to be variable in length, with the hope that MIX users would use records sizes that are multiples of 32 MIX words. The length of the disk record in MIX words to be read or written is placed in bytes 2 and 3 of the x register. The X register is also used to select the beginning sector address, (bytes 4 and 5); however, the MIX user must use the Microdata's scheme for addressing different sectors of the disk. Figure 3.28 gives the addressing format as well as the format of the x register. Figure 3.28 appears on the following page.

Figure 3.28

| Sign |
| :---: |
| $1^{\text {st }}$ data byte |
| $2^{\text {sd }}$ data byte |
| $3^{\text {rd }}$ data byte |
| $4^{\text {th }}$ data byte |
| $5^{\text {th }}$ damber of MIX byte to transfer |
| Sector Address |
| (l6 bit) |


0 - removable
0-202
0-Top
0-23
1 - fixed
1 - Bottom

The other problem encountered concerned the IOC instructions when this instruction is executed with the disk as the selected device, the disk read/write heads are to be positioned to the cylinder address found in the X register. This is not possible on the Microdata since once the Seek command is given the heads are positioned and the I/O must follow immediately. Figure 3.29 gives a general overview of the disk operation.

Figure 3.29

IV. USER'S GUIDE

This Chapter provides a user's guide for the MIX 1009 machine as emulated on the Microdata $1600 / 30$. Two sections are presented; the first explains the functions of the systemp comelem as they pertaim to the-MIX 1009 machine. For more information on the $1600 / 30$ console see Microdata (3); the second section explains the ten dedicated MIX memory locations.

## System Console

Figure 4.1 presents a frontal view of the Microdata 1600/30 console. This console provides the user with the hardware to cold start the MIX machine and to execute and debug MIX programs.

1. Key-Lock Sw'.tch

This switch can be turned to one of three positions. The key-lock switch should be set to the ON position when using the MIX 1009 machine. This supplies power to the $C P U$ and enables the PANEL mode switch.
2. Machine State Control Switches

This group of five momentary contact switches are activated when pressed down. Each switch is described below:

Figure 4.1 (2)

A. RESET Switch

When pressed this switch clears and halts the CPU. It is used only during COLD START (Refer to MIX COLD START Procedure).
B. CLOCK Switch

When the CPU is the RUN state, pressing the CLOCK switch forces the CPU to halt after executing the current microcommand. When the CPU is in the HALT state, pressing the CLOCK Switch forces the CPU to fetch and execute the next microcommand and then halt.
C. INT Switch

When the INT switch is pressed, a console interrupt is recognized by the MIX 1009 machine. This invokes the MIX initialization sequence (Refer to MIX COLD START Procedure).
D. STEP Switch

Pressing the STEP switch forces the MIX processor to execute the next MIX instruction and HALT. When the HALT occurs the M display may be selected and the address of the next MIX instruction, in binary will appear on the 16 data lights.
E. RUN Switch

Pressing the RUN switch places the CPU in the RUN state. The CPU remains in this state until a
halt instruction is executed or until the CLOCK, STEP, INT or RESET switch is pressed.
3. PANEL MODE Switch

When the key-lock switch is in the ON position and the PANEL MODE switch is in the UP position the MIX processor will execute MIX instructions when placed in the RUN state. When the key-lock switches in the ON position and the PANEL MODE switch is in the DOWN position most of the MIX registers can be displayed and modified via the DATA switches and the CLOCK switch.
4. Machine State Indicator Lights

When the RUN indicator is lit the CPU is in the RUN state. When the HALT indicator is lit the CPU is in the HALT state.
5. Panel STATUS Indicator Lights

When the key-lock switch is set to LOCK, the LOCK indicator comes on. When the key-lock switch is set to On and the PANEL MODE switch is down, the PANEL light comes on.
6. DATA Switches

When the PANEL INDICATOR is off, all 16 DATA switches should be in the UP position. When the PANEL INDICATOR is on the 16 , DATA switches can be used to display and modify most of the MIX registers. The DATA switches are numbered from 0 to 15 , starting from the RIGHT. A binary 1 is indicated when a DATA switch is
down, a binary zero is indicated when the switch is up. 7. Address Stop Indicator

This indicator is not used by the MIX 1009 machine.
8. Scan Indicator

This indicator is not used by the MIX 1009 machine. 9. SENSE Switches

These four switches are used by the MIX 1009 machine during COLD START and BOOTSTRAP operations.
10. DATA Display

The 16 DATA display lights allow the MIX user to view, in binary, the address of the next MIX instruction or the current contents of a selected MIX register. A binary 1 is indicated when a data light is on, a binary 0 if the light is off.

## 11. DISPLAY SELECT Push Buttons

These push buttons select the source of the data displayed on the 16 DATA display indicators. The $L$ and C push buttons are not used on the MIX machine.

## M-Core Memory Address

This button is depressed when the MIX user is executing a program via the STEP switch. When the M button is selected and the STEP switch is depressed the address of the next MIX instruction will appear, in binary, on the DATA display indicators.

D-DATA
The D push button is selected when the MIX user is examining and /or changing the contents of MIX registers via the PANEL, DATA, and CLOCK switches.
12. AROM Control Switches

ThemINNK CONTROT swittch; MANUAL OPERATION switch and CONTROL MODE switch control the operating environment of the Alterable Control Memory (ACM). All three switches should be DOWN for proper operation of the MIX 1009 machine.
13. COLD START Button

The disk controller allows the Microdata 1600/30 to cold start from a loader program stored on a disk drive. Pressing the COLD START Button causes the first 256 bytes of the removable platten on drive 0 to be loaded into the first 256 bytes of core memory.

## MIX Console Procedures

The MIX user has available five major Console Procedures. The MIX user can COLD START the MIX 1009 computer, BOOTSTRAP an object program into memory, STEP through MIX programs one instruction at a time, DISPLAY most MIX registers, and MODIFY most MIX registers. The following is a detailed discussion of each procedure.

## MIX COLD START Procedure

The microprogram that defines the MIX 1009 program on the Microdata $1600 / 30$ resides in the Microdata's Alterable Control Memory. This ACM is a volatile memory, the contents of which are filled with binary ones each time the AROM CONTROL MODE switch is placed in the UP position. Each time this occurs and before a MIX program can be loaded the MIX emulator must be reloaded into the AROM. This procedure is called a MIX COLD START. The COLD START hardware and loader program are the same as the ones used to perform initial program loads for the operating systems on the Microdata 1600/30. Pressing the COLD START Button causes the first sector ( 256 bytes) of the removable disk of drive zero to be loaded into the low 256 bytes of memory. Pressing the RUN switch causes this loader program to begin execution. This program can load any of four systems. The user specifies which system is to be loaded by setting the system CONSOLE SENSE switches. To specify the MIX emulator, SENSE switches 4 and 3 should be UP and SENSE Switches 2 and 1 should be DOWN. The COLD START load routine, upon testing these switches, will read into memory the AROM Load Program and the MIX eumulator and jump to the beginning of the AROM Load Program. The AROM Load Program then loads the AROM with the MIX emulator.

The AROM Load Program will inform the user of any errors that occur during transmission. When the AROM has been successfully loaded the CPU will halt. Then, when the RUN switch is pressed the MIX 1009 computer will begin executing MIX instructions. The MIX COLD START Procedure is=as follows:

1. Turn the Key-Lock switch to the On position;
2. Set the DATA switches and the PANEL MODE switch UP;
3. Set the AROM CONTROL switches DOWN;
4. Flip SENSE Switches 3 and 4 UP, and SENSE switches 1 and 2 DOWN;
5. Press the CLOCK SWITCH;
6. Press the RESET switch;
7. Press the COLD START Button;
8. Press the RUN switch.

If an AROM load error occurs the user can attempt a reload as follows;
9. Set SENSE switches 2, 3, and 4 UP. Set SENSE switch 1 DOWN:
10. Press the RUN switch;

If an AROM load error does not occur or occurs but the user wishes to ignore the error, then:
9. Set SENSE switches 1, 3, and 4 UP ; set SENSE switch 2 DOWN;
10. Press the RUN switch.

## BOOT STRAP Procedures

The BOOTSTRAP procedure allows the MIX user to load the first MIX program into memory, after the MIX emulator has been loaded. The BOOTSTRAP Procedure is emulations's implementation of Knuth's GO button. When Knuth's GO button is pressed, a single card is read from the card reader into MIX locations 0000-000F. When the card reader is no longer busy, the MIX computer begins executing the program just read from this card starting at location 0000. The BOOTSTRAP Procedure corresponding to Knuth's GO button is as follows:

1. COLD START the MIX 1009 computer;
2. Place the load program card in the card reader and ready the card reader;
3. Set SENSE switch 4 DOWN and the other SENSE switches UP;
4. Press the INT switch;
5. Press the RUN switch.

STEP Procedure

The STEP Procedure may be invoked at any time the user wishes to execute a single MIX instruction at a time. This procedure is as follows:

1. PRESS the M DISPLAY SELECT push button;
2. Press the STEP Switch.

Each time the STEP switch is pressed one MIX instruction is executed and the address of the next MIX instruction to be executed will be displayed in binary on the DATA DISPLAY INDICATORS. The user should note the I/O instructions will not work correctly if they are executed by pressing the STEP switch; since the $\mathrm{I} / \mathrm{O}$ devices work separately from the CPU.

## DISPLAY MIX Registers Procedures

It is possible for the MIX user to display most of the MIX registers whenever the MIX 1009 computer is halted, (i.e. when the HALT Machine Indicator Light is ON). The MIX A, X, J. Instruction Counter, Overflow Toggle and Comparison Indicator can be displayed one byte at a time whenever the HALT light is on. However only one Index register is available for display at any given time. The MIX registers emulated in the Microdata's 30 general puropse registers as shown in figure 4.2. These 30 general purpose registers are divided into two files, the Primary files Pl-P15 and the Secondary files Sl-Sl5. Only one set of files may be addressed at any one time. When the STEP switch is pressed, the Primary files are selected and any. byte of the $A$ register or of the Instruction Counter can be displayed. If information in the Secondary files is to be displayed the Secondary file must first be selected. Once this has been done, any byte in the Secondary files, Sl-S15, can be displayed. If

## Figure 4.2


the user wishes to check again some information in the Primary files, the Primary files must first be selected since the Secondary files are currently the ones available for display. The procedures for displaying information, and selecting the Secondary and Primary file follow:

## Select Secondary Files Procedure

1. Load the following bit pattern into the DATA switches: $000100001000 \quad 0000\left(1080_{16}\right)$
2. Set the PANEL MODE switch to the DOWN position;
3. Press the CLOCK switch.

Select Primary Files Procedure:

Note: The Primary files are automatically selected when the STEP switch is pressed. This procedure need be involked only when the user has pressed the STEP switch and then performed the select Secondary Files Procedure and now wishes to select the Primary files once again.

1. Load the following bit pattern into the DATA switches: $0001000001000000\left(1040_{16}\right)$;
2. Set the PANEL MODE switch to the DOWN position;
3. Press the CLOCK switch.

Display Primary File Register

1. Select Primary files either by pressing the STEP switch or by performing the Select Primary Files Pro.;
2. Press the D DISPLAY SELECT Push button;
3. Set the PANEL MODE Switch to the DOWN position;
4. Load the following bit pattern into the DATA switches $1100 \operatorname{XXXX} 00000000\left(\mathrm{CXOO}_{16}\right)$ where $X X X X$ is the binary equivalent of the file number to be diaplayed. For example to display P11 enter 1100101100000000 $\left(\mathrm{CBOO}_{16}\right)$.
5. Press the CLOCK switch.

The contents of the file register selected will appear on the eight right hand DATA DISPLAY lights.

## Display Secondary File Register Procedures

This procedure is the same as the Display Primary File Register Procedure, only in Step 1 the Secondary files must be selected instead of the Primary files.

Note from figure 4.2 that Secondary file registers 58 , S9, Sl0 are dedicated to Index register i. This is the only one of the six MIX Index registers that can be displayed. The user can determine which of the six Index registers is occupying these locations by examining the low order three bits of Secondary file register 57.

MIX registers can be modified one byte at a time. The procedure is similar to the Display Procedures. The Procedure is as follows;

1. Determine from figure 4.2 the location of the MIX register to be modified.
2. Using the Select Files Procedure select the proper set of file registers.
3. If required the user may now display the contents of the chosen MIX register;
4. Set the PANEL MODE switch DOWN;
5. Enter the following bit pattern into the DATA switches: 0010 XXXX YYYY YYYY, where XXXX is the binary equivalent of the file number to be loaded, and YYYY YYYY is the 8 bit binary value to be loaded. For example, to load file 3 with a decimal 18 set the DATA switches to 0010001100010010.
6. Press the CLOCK Switch.
7. The user may now display the new contents, change them again, or change some other register.

Note: After Displaying or Modifying registers the user must raise the PANEL MODE switch before pressing the STEP 62 RUN switch. The user need not select the Primary files before


#### Abstract

executing the next instruction, as the MIX emulator will reset the CPU to the Primary files upon leaving the STEP Sequence.


Dedicated MIX Memory Locations

The last ten words of MIX memory have been dedicated to specific functions of the MIX machine figure 4.3 and the description that follows explains these functions.

Note: MIX users should never use the last 18 locations of memory as buffer area for disk operations as certain values which are transparent to the user would be destroyed if the disk were allowed to input data to this area.

MIX Words OFF6-OFF7

> Illegal address, Illegal Opcode, Illegal Device, Trap Locations

An attempt by the MIX user to execute an instruction containing an illegal address, opcode, or device number, invokes the MIX User Abort Sequence. This sequence causes the execution of the following two steps:

1. The current contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF 7.

Note: The address of the illegal instruction
is the contents of the Instruction Counter minus one.

Figure 4.3
MIX Address

Hexidecimal Decimal

Format
 4087


4088


4089

4090

4091


4092


4093


4094


Function
Abort Instruction

Abort Return Address

Hopper Empty Instruction

Hopper Empty Return Address

Card Reader
Error Instruction

Card Reader Error Return Address

OFFC

OFFD

OFFE

OFFF

Disk Error Instruction

Disk Error Return Address

P - Printer Status
C - Card Reader Status
MD - Major Disk Status
DD - Diagnostic. Disk Status
$\left.\begin{array}{l}\text { L1 - MSB } \\ \text { L2 - LSB } \\ \text { C1 - MSB } \\ \text { C2 - } \\ \text { C3 - LSB }\end{array}\right\} \begin{aligned} & \text { Address } \\ & \text { ofock }\end{aligned}$

4095

2. The Instruction Counter is loaded with OFF 6 and execution continues, beginning with the instruction found at OFF 6.

To use this facility the user should load MIX location OFF 8 with either a Halt instruction or a Jump instruction. If the Halt instruction is used the MIX processer will halt when an illegal instruction is used. The MIX processer will halt when an illegal instruction is encountered. However, the iser may wish to weite his own routine to handle illegal instructions, for example, a core dump routine: In which case OFF 6 would contain a Jump to this routine. The user can also choose to continue processing by jumping to the address found in the (1:2) field of location OFF 7. MIX WORDS OFF8 - OFFD

Card Reader Trap Locations
A. Hopper Empty Trap Location An attempt to execute an IN instruction directed to the cardreader when the hopper of the card reader is empty invokes the Hopper Empty Trap Sequence. This sequence causes the execution of the following two steps:

1. The contents of the MIX instruction Counter are written into the (1:2) field of MIX word OFF 9.

Note: This is the instruction immediately following the interrupting IN instruction. The IN instruction has not been executed
2. The Instruction Counter is loaded with OFF8, and execution continues, beginning with the instruction found at OFF8.
B. Illegal Character Code or Mechanical Failure Trap Location

Failure of the card reader to recognize a character punched on the card currently being read or failure to correctly pick the next card invokes the Illegal Character Code or Mechanical Failure Trap Sequence. This sequence causes the execution of the following three steps:

1. The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF B.

Note: This is the next instruction to be executed.
2. The card reader status byte is stored in the (3:3) field of MIX word OFF E.
3. The Instruction Counter is loaded with OFF A, and execution continues, beginning with the instruction found at OFF8.

MIX Words OFFC - OFFD
Disk Trap Locations
If a disk error is sensed by the disk controller, the Disk Trap Sequence is invoked. This sequence occurs in three steps.

1. The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFFD.

Note: This is the next instruction to be executed.
2. The Disk Major Status is written into the (5:5) field of MIX word OFFE. The Disk Diagonistic Status is written into the (4:4) field of MIX word OFFE.
3. The Instruction Counter is loaded with OFFC, and execution continues.

MIX Word OFFE:
MIX I/O Status word
Following the completion of card reader, printer or disk I/O operation the status of the device involved is stored in MIX word OFFE. The user can sample this word to determine the outcome of the last operation. Figure 4.4 gives the format for each status word.

MIX Word OFFE

Figure 4.4


Status Byte
Bit $=1$
Printer Ready
Print buffer ready to accept character


MIX Word OFFF
MIX Load Address and MIX Real Time Clock
When one cold starts the MIX processer or when the
PANEL Interrupt Switch is depressed, the MIX processer is reset and the Instruction Counter is loaded from the (1:2) field of ${ }^{-}$MIX word OFFF: Also at these times the MIX Real Time Clock counter, field (3:5) of this word, is set to zero. This field is incremented by one every millisecond while the processor is running.

## I. Driver Routines

A. GO
B. FETCH
C. ADDRESS

D: DECODE
II. Instruction Repertoire
A. $A D D$ and SUB
B. MUL
C. DIV
D. NUM
E. CHAR
F. SHIFT
G. MOVE
H. LOAD
I. STORE
J. INPUT/OUTPUT
K. JUMP
L. ENTER
M. COMPARE
III. Subroutines
A. ABORT
B. ERROR
C. Z11, Z6, Z4
D. L.R
E. ID.IX, IDIX, .IDIX
F. ICOX
G. I.DOX, IDOX
H. .OUT, O.UT, I.OUT
I. . $\mathrm{TN}^{*}$
J. ISKIP
K. INDEX Supervisor, PAGE, VIA, VINDEX
L. INTERRUPT
M. PRINTER, T.OUT
N. READER, T.IN
O. IREADER
P. IDSK

## I. Driver Routines







II. Instruction Repertoire



































III. Subroutines















CHAPTER VI. MICROPROGRAM LISTINGS

## Unused Names...

TMS
CMS
PMS
LDL
ISK
VNN
ITT
IPR
ADI
ADK
SN
JPR

PAGE 186



PAGE 188
0621 1C24
0622 2E7C
0623 2FF8
0624 07E!

```
JP $$3
LF 14,B00T
LF 15,.800T
JE FETCH
```

PAGE 189
$062527 A 0$ 0626 1DAO

0627 677F
06281047
06296736
062 A $10 A 0$
062 B 6726
$062 C$ 1C31
06206716
062E 1 C33
$062 F 37 C 0$
0630 10AO
$063137 F 9$
$063210 A 0$
0633 37F!
0634 1DAO
06351000
06361000
06371000
06381000
$0639270 C$
063 A $10 A 0$
$063 B$ 27AE
063 C 10 AO
$063027 B C$
063E 10AO
$063527 A 8$
0640 10AO
0641 27AB
0642 10A0
$0643270 B$


## PAGE 190

0644 1DAO
$064527 A 6$ 0646 1DAO

0647 F700
0648 F700
0649 F720
064 A 1125
06488724

064 C 2858
0640 1C69
064 E 2 B 58
$064 F$ 1C6A
06502858
0651 1C85
06522858
0653 1c89
0654 2B58
0655 1C73
0656 2BE!
0657 1C92
06581000
0659 27A1
065 A 10A0
$065 B$ 27A4
065 C 10AO
0650 27AA
065E IDAO
065 F $27 A 9$
0660 10AO
$0661278 B$
0662 10A0
06632700
0664 1DAO
0665 27AD
0666 10AD
0667 27AF
0668 10A0


SPECIAL CHARACTER, THESE MUST BE LOOKED UP IN THE ASCII TABLE
SPCHAR SFL 7
S䋨 7
SFR 7 MULTIPLY BY 2
LT ASCII
ADD 7.T,(L) JUMP TO CORRECTEASCII CHARACT

* THESE ARE SUBROUTINES USED bY THE I/O dRIVERS
* this code provides subroutine linkage via the
* JE AND RTN INSTRUCTIONS FOR CALLS MORE THAN 256
words away

JP ID,IX
11,RETURN
IDIX
11,RETURN
I.DOX

1. IRETURN

IDOX
1:, RETURN
ICOX
$11 . F E T C H$
I.OUT

FREE LOCATION
$\begin{array}{ll}\text { LF } & 70 \\ j P & R B\end{array}$
JP R8
$J P \quad R B$
$J P R 8$
Jp RB
JP RB
LF 7.XIADI
JPR RB
GF 7,XIAFI
RB
** THESE ROUTINES DO THE DEVICE INPUT/OUTPUT

- THEY EXPECY THE DEVICE ADDRESS AND FUNCTION CODE
* IN THE t REGISTER, aND data in pt
* RETURN ADORESS IN PII
*** INPUTEA BYTE

PAGE 191


06737090
06741000 06751676 06767080 0677 1CC1 06781000 0679 27AO 067 A 1 DAO $067 B$ 27AC 067 C 1DAO 0670 27AS
067E 1DAO
067F 27DE
0680 1DAO
$068127 B E$
$068210 A 0$
0683 27BF 06841040

06857090
0686 1C87
0687 C701
06887080
0689 70AO
068A 1000
$068 B$ 158C
$068 C 7080$
068 D 1 CC 1





* CONCURRENTEI/O Values

| $068 E$ | 8040 |
| :--- | :--- |
| $068 F$ | $8 C 80$ |
| 0690 | 1180 |
| 0691 | $E 120$ |
| 0692 | $123 F$ |
| 0693 | $A B 11$ |
| 0694 | $C 703$ |
| 0695 | $A D 11$ |
| 0696 | 9743 |
| 0697 | $A C 11$ |
| 0698 | $1 C C 1$ |
| 0699 | $27 B A$ |
| $069 A$ | $10 A O$ |
| $069 B$ | $27 A 3$ |
| $069 C$ | $10 A O$ |
| 0690 | $27 C O$ |
| $069 E$ | $1 D A O$ |
| $069 F$ | $27 A 7$ |
| $06 A O$ | $10 A O$ |
| $06 A 1$ | $27 B D$ |
| $06 A 2$ | $1 D A O$ |
| $06 A 3$ | $27 A Z$ |
| $06 A 4$ | $1 D A O$ |

06A5 123F
0646 A020
06A7 C703 0648 B820


PAGE 193

06A9 A020
06AA 9743
OGAB BDZO
OGAC AOZO
O6AD 8743
OGAE BCZO

06AF 5007
$06 B 016 B 8$
06B1 5002
O6B2 1CBE
06835004
06B4 1C8E
06851102
$06 B 68020$
0687 8C80
06885880
0689 1CBD

OGBA CCOZ
06BB ADI3
$06 B C 1100$
06808040
06BE CCOZ
06BF C003
$06 C 05880$
06C1 CB05
06C2 27FF
06 C3 1C6E

| RMH | 0 |
| :--- | :--- |
| DEC | $7,(N)$ |
| CPY | 13,7 |
| RMH | 0 |
| INC | $7,(N)$ |
| CPY | 12,9 |



## ***********

* this routine is used by fhe printer,
- CARD READER, AND TTY INTERRUPTEROUTINES TO SKIP
* SIGN AND GARBAGE BYTES
* PIICen RETURN ADDRESS
- PI2<en MSB OF C.I/O ADDRESS
- PI3《9\% LSB OD COI/O ADORESS
* 

REAO LSB OF CEI/O ADDRESS
ADJUST MAR(LSB)=DELAY COPY LSB OF C-I/O ADORESS
READ MSB OF CWI/O ADDRESS
ADJUST MAR(LSB)=DELAY
COPY MSB OF COI/O INTO PI2

ISKIP TN $13, \times 1071$ IS THIS A SIGN BYYE ADDRESS
JP 16 YES
IN $13, X 1021$ IS THIS A GARBAGE BYTE ADDRES:
JP I8 NO
IN 13,XIO41 IS THIS A GARBAGE BYTE ADDRES:
JP IB NO

* TIME TO SKIP 2 BYTES

LT XTOZI GARBAGE BYTES
ADD 13,9
ADD 12.6
16 TN 11.X1801 PRINTER OR TTYPOUT CALL
JP I7 YES

- card reader or tiyoin called this routine
* MUSTEZERO SIGN BYTE

MOV $\quad 12,(M)$ LOAD MAR(MSB)
WMF $13,(N)$ WRITE, LOAD MAR(LSB)
LT XIDOI SETSIGN TO ZERO
17 INC 13
18 MOV $12,(M)$ LOAD MAR(MSB)
MOV $1 S,(N)$ LOAD MAR(LSB)
TN $11, X 1801$ PRINTER OR CARD READER??
GOBACK MOV 11.(K)
SF 7iXIFFI
jo iDIX

* MUSTEZERO SIGN BYTE

06041107
$06 C 5$ ED29 $06 C 6$ 1CC8
$06 C 7$ CBO
$06 C 81080$
$06 C 9$ BBZO

06CA 6BF9
06CB \&CCD
$06 C C$ O6F9

06CD 1107
O6CE E729
06CF BD20
0600 D838
06014004
06021060


PAGE $\$ 95$

|  |  | ＊＊＊＊＊＊＊＊ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0603 | 123F | LM | HICORE |  |
| 0604 | 5007 | TN | 13，$\times 1071$ |  |
| 0605 | 1 CE7 | JP | VKK | INDEXEMAP＝ 0 |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  |  | STEP 2 |  |
|  |  | 㡋大丈大\＃＊＊ |  |  |
| 0606 | FDOO | SFL | 13 | MULTIPLY OLD INDEXE\＃BY 16 |
| 0607 | FDOO | SFL | 13 |  |
| 0608 | FDOO | SFL | 13 |  |
| 0609 | FDOO | SFL | 13 |  |
| O60A | 1197 | 69 | BASE | LOAD T WITH BASE ADDRESS |
| 0608 | 8023 | ADD | 13，Y，（N） | COMPUTE ADDRESS OF SIGN |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊80XEJJ＊ | STEP 3 |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
| 060 C | A831 | WMH | 8，（T） | WRITE OUT SIGN BYTE |
| 0600 | 3007 | AP | 13，$\times 1071$ | COMPUTE SIGN OF MSB |
| O6DE | AD3 | WMH | $13 .(N)$ | WRITE MSB MOVE ADORESS TO N |
| O60F | C901 | MOV | 9，（T） | MOVE WRITE OPERAND TO T |
| O6EO | 3001 | AF | $13 . \times 1011$ | COMPUTE ADDRESS OF LSB |
| O6E1 | AD33 | WMH | 13．（N） | WRITE LSB MOVE ADDRESS TO N |
| 06E2 | CAOd | MOV | $10.17)$ | MOVE WRITE OPERAND TO T |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊BOXENN＊ | STEP 6 |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
| 06E3 | 1178 | VNN LT | X1F81 |  |
| O6E4 | E720 | AND | 7.1 |  |
| 06ES | CBO1 | MOV | 11，（7） | ． |
| 06E6 | C720 | LOR | 7.1 |  |
| O6E 7 | 5807 | VKK TN | $11 . \times 1071$ |  |
| O6E8 | 1060 | RSP |  | INDEXE\＃$=0$ |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊BOXEKK＊ | STEP 4 |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊80xELL＊ |  |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
| 06E9 | FBOO | SFL | 11 | MULTIPLY NEW INDEXE\＃BY 16 |
| O6EA | F800 | SFL | 11 |  |
| 06EB | FBOO | SFL | 11 |  |
| O6EC | F800 | SFL | 11 |  |
| O6ED | 1197 | 4 | BASE | LOAD T WITH BASE ADORESS |
| O6EE | 8823 | 100 | 11．T，（N） | COMPUTE ADDRESS OF SIGN |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
|  |  | ＊BOXEMM＊ | STEP 5 |  |
|  |  | ＊＊＊＊＊＊＊＊ |  |  |
| O6EF | 1020 | RMH | 0 | READ in sign byte |

PAGE 196

| 06703807 | AF | $11 . \times 1071$ | COMPUTE ADDRESS OF MSB |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06F1 B820 | CPY | 8,1 | COPY SIGN | N OF I | NDEXEIN | O 58 |
| 06F2 ABC3 | RMH | $11 .(N)$ | READ MSB | MOVE | ADDRESS | TO N |
| 06F3 3801 | AF | $11 . \times 1011$ | COMPUTE | ADDRES | S OF LS |  |
| 06F4 8920 | CPY | 9,1 | COPY MSB | INTO | 9 |  |
| $06 F 5$ AB23 | RMH | $11 .(N)$ | READ LSB | move | ADDRESS | 10 N |
| 06F6-1000. | NOPF |  | DELAY |  |  |  |
| 06F7 BAZO | CPY | 10,7 | COPY LSB | INTO | S10 |  |
|  | ******** |  |  |  |  |  |
|  | * $80 \times 1$ ¢00* |  |  |  |  |  |
|  | ******* |  |  |  |  |  |
| 06F8 1060 | RSP |  |  |  |  |  |

## PAGE 197

06F9 293F 06FA 2ABO 06FB 28B9 06FC OTDA

## ** ABORTEROUTINE ABORT LF 9,HICDRE $1 F$ 10,ABTADD LF 8,ABSAVE JE ERROR

O6FD 1 B00
06FE 1600
065 FH 1040.
07005008
0701 1D08

07027000
0703 27FF
07041005

07057780

07061180
0707 E120
07085702
07090798
070A 075A

07085080
070 C 0710

07007000
070E 27FF
$070 F 1010$
07107780

07111128
07120738
07134004
$071407 c 4$
07151108

- interruptfroutine
********
*BOXEA
********
INT ILS
LU
Sp年
IN O,X1081 TEST FOR CONCURRENTEI/O REQUEST
JP IHG
********
* $80 \times 68$
********
CAK 0
$6 F$
$j p$
7.XIFFI
*******
*BOXEC
*******
IHI C1O 7
********
*BOXED
********
$\angle F \quad \times 1801$
AND 1.1
TN TOXIO2
JE READER
JE PRNTER
INHIBIT L SAVE UNTIL RETURN OCC $\times 1001$

CONCURRENTEREQUESTEHAS OCCURED
ACKNOWLEDGE REQUEST

RESET, AND INPUT BUS WITH PT

CLEAR PI
INPUT OR OUTPUT

TEST FOR EXTERNAL INTERRUPTEERROR
O,X1801 TEST EXTERNAL FLAG NO EXTERNAL INTERRUPT

EXTERNAL INTERRUPTEHAS OCCURRED
*BOXEH
*******
lak 0
LF 7,XIFF
ACKNOWLEDGE INTERRUPT
P7\&OALL ONES
DELAY
IHC CIO 7 RESET, INPUT BUS ANDED WITH P;
********

* 80Xel*
*******
* 

FIND OUT WHICH DEVICE CAUSED INTERRUPT
LF $\quad$ K128:
XOR 7.T.C
TZE 0,X1041
JE IDSK DISK INTERRUPT
LY XIOBI CARD READER ADORESS * 2

PAGE 199


PAGE 200

|  |  |  |  | FROM PHE REAL TIME CLOCK. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ITTY | 67 | 8,TSTAT |  |
| 0734 | A803 |  | RMF | 8 ( N ) | READ IN INTERNAL STATUS |
| 0735 | 9843 |  | DEC | 8, (N) | LOAD TCNTMDELAY |
| 0736 | 8820 |  | CPY | 8, T | COPY STATUS |
| 0737 | 4801 |  | 12 | $8 . \times 1011$ | TEST BUSY BIT |
| 0738 | 1048 |  | 3p- | IRP | NO TTY TRANSFER IN PROGRESS |
|  |  | * |  | GET STATUS | FROM TTY CONTROLLER |
| 0739 | 1120 |  | 67 | $\times 1201$ | LOAD COMMAND BYTE |
| 073 A | 2830 |  | 67 | $11, *+2$ | LOAD RETURN ADDRESS |
| 073 B | 1669 |  | JP | 10.IXE | INPUT STATUS BYTE |
| 0730 | E838 |  | AND: | B,T,C | TEST STATUS |
| 0730 | 4004 |  | T2E | $0, \times 1041$ | TEST IF READY |
| 073 E | 1048 |  | JP | IHP | NOT READY, CONTINUE |
|  |  | * |  |  |  |
|  |  | * |  | CONTROLLER | READY TO DO I/0 |
|  |  | * |  | SEND COMMA | ND BYTE TO DO $1 / 0$ |
|  |  | * |  |  |  |
| $073 F$ <br> 0740 <br> 0741 | 11002842 |  | LT | $\times 1001$ | LOAD COMMAND BYTE |
|  |  |  |  | 11,*+2 | LOAD RETURN ADORSSS |
|  | 1 C73 |  | JP | ICOXE | REQUESTEI/O |
|  |  | * |  |  |  |
|  |  | * |  | DETERMINE | IF InPUTEOR OUTPUT |
|  |  | * |  |  |  |
| 0742 <br> 0743 <br> 0744 <br> 0745 <br> 0746 <br> 0747 | 2775 |  | $6 F$ | 7.TLSB |  |
|  | C801 |  | MOV | 8, (T) |  |
|  | C120 |  | LOR | 1.1 | SAVE STATUS IN PI |
|  | 5802 |  | TN | $8, \times 1021$ |  |
|  | $\begin{aligned} & 105 \mathrm{C} \\ & 109 \mathrm{~A} \end{aligned}$ |  | JP | T.OUT | OUPPUT |
|  |  |  | JP | T.IN | INPUT |
|  |  | ******** |  |  |  |
|  |  | *BOXEP |  |  |  |
|  |  | ******** |  |  |  |
| $\begin{aligned} & 0748 \\ & 0749 \end{aligned}$ | $\begin{aligned} & 5801 \\ & 1040 \end{aligned}$ | IHP | TN | 11, $\times 1011$ | PANNEL INTERRUPTS |
|  |  |  | JP | IHR |  |
|  |  | ******** |  |  |  |
|  |  | * BOXEQ * |  |  |  |
|  |  | ******** |  |  |  |
| $\begin{aligned} & 074 A \\ & 074 B \end{aligned}$ | $\begin{aligned} & 1600 \\ & 0600 \end{aligned}$ |  | LU | $\begin{aligned} & \times 1001 \\ & 60 \end{aligned}$ |  |
|  |  |  | JE |  |  |
|  |  | ******** |  |  |  |
|  |  | * $80 \times$ | * |  |  |
|  |  | ******** |  |  |  |
| 074 C | 5840 | IHR | TN | 12.81401 | STEP INTERRUPT |
|  |  | **** |  |  |  |
|  |  | *BOX | * |  |  |
|  |  | **** |  |  |  |

PAGE 201

|  |  | $\begin{aligned} & \text { ******** } \\ & \text { BOXES } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0740 | 1057 |  | JP | IHU |
|  |  | ******** |  |  |
|  |  | * |  | DIVIDE GOCATION COUNTER BY 8 TO GET <br> MIXEADDRESS, THEN MOVE THIS ADDRESS |
|  |  |  |  |  |
|  |  | * |  | TO- TAE DATA BUS SO IT CAN BE DISPLAYE |
| 074 E | FE29 | STEP | SFR* | 14.(T) |
| 074 F | BC20 |  | CRY | 12, 1 |
| 0750 | FFAq |  | SFR* | 15,L,(T) |
| 0751 | BD20 |  | CPY | 13,7 |
| 0752 | FC2O |  | SFR | 12 |
| 0753 | FDAO |  | SFR | 13.6 |
| 0754 | FC22 |  | SFR | 12. (M) |
| 0755 | FDA3 |  | SFR | (3.L.(N) |
| 0756 | 1780 |  | HLT |  |
|  |  | ******* | *** |  |
|  |  | - BOXEV |  |  |
|  |  | ******* | ** |  |
| 0757 | 5802 | IHU | TN | 11.101021 |
| 0758 | 1060 | RETURN | RSP |  |
| 0759 | 0764 |  | JE | IDSK |

PAGE 202

075A 1397
075日 279F

075C 285E
0750 1CA5

075 E 587F
075 F 1079 0760 A840

07612863
0762 1C89
0763 BB20
0764 410F 0765 106A
$0766 \quad 1397$
0767 279F
0768 2BOB
0769 1C8E

076A 118D
076 D DB30
076 C 4004
07601080

076E 5108
076F 1D74


PAGE 203


PAGE 204
$0788410 F$ 07891083

078 A 1180 078日 E120

078 C 1125 0780 288F 078 E 1669 078 F 13F2 0790 123F 0791 A711

0792 11A5 07932895 07941673

07951185 0796 2BOB 0797 1C73
*BOXET
********


* IPRNTR ROUTINE
* THIS IS THE EXTERNAL INTERRUPTEROUTINE FOR THE * PRINTER, IT STORES THE STATUS BYTE IN ADDRESS TFFB

IPRNTR LT XIZ5I INPUT THE STATUS BYTE
LF $\quad 11, x+2$
JP ID,IXE GET STATUS IN PT AND Y
LN PSTST
LM HICORE
WMP 7,(T) WRITE OUT STATUS

* NOW SEND DISCONNECT

LI XIASI
LF $\quad 11, *+2$
JP ICOXE SEND CGMMAND BYTE

- NOW SEND DISARM TO PRINTER CONTROLLER

LT $\times 1851$
LF 1!,IHG SET RETURN TO INT LABEL
JP ICOXE SEND COMMAND BYTE
$0798 \quad 1387$ 0199-278F

079A 2B9C 079B \& CAS

079C $510 F$

07901627

079E 1180
079F C720

07A0 A711
$07 A 1$ 2B0B
OTAC 510F
$07 A 3$ LDAB
$07 A 41377$
0745 123F
07A6 A010
$07 A 7$ 110C
07 AB 277 F
07A9 1376
OTAA 1C90

O7AB 9840
07AC 58FF
07AD 07B!
OTAE 1387
07AF 278F
0780 168E


PAGE 206



PAGE 208



PAGE 210


PAGE 211
08241600
0825
08001
0826
08720
0827
08720
0829720
08720

082A 112C 08288726

082C 083C

08200827

O82E OB27

082F.0880

08300837
$08310 C 80$

0832 OCFO

08330064
08342802
08352978
08360104

- decode routine
Ly $\times 1001$

MOV 13.(T)
GPY 7.T
SFR 7
SFR 7
SPFT 7
******** *BOXEQ DECOOE
********
LT DECODE
ADD* 7,T,(L)
********
-BOXER
********
DECODE JE MISC
*******
*BOXfS
********
JE LOAD
*******
$*$ BOXE
********
JE LOAD
******** *BOXEU
*******
JE STORE
*BOXEYI JUMP TO BOXEY
********
JE DYI
********
-BOXEV
********
JE JUMP
********
*BOXEW
********
JE ENTER
********
*80XEX
********

- TRAP BACK TO THE ROM ON OPCODE $4 O$ HEX. LF 8,TOS LOAD MSB OF TOS ADDRESS
LF $9,1 T O S$ LOAD LSB OF TOS ADORESS
DC XIO104: JUMP TO THE ROM FETCH ROUTINE

PAGE 212

| 0836 | 0104 | **** |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | -80X |  |  |
|  |  | **** |  |  |
| 0837 | 600E | DY1 | CP | 13, X10E1 |
|  |  | **** | ** |  |
|  |  | * BOX | 由 |  |
|  |  | *** | * |  |
| 0838 | 0880 |  | JE | STORE |
|  |  | **** | ** |  |
|  |  | *BOX |  |  |
|  |  | **** |  |  |
| 0839 | 6009 |  | CP | $13, \times 1091$ |
|  |  | **** |  |  |
|  |  | *BOX |  |  |
|  |  | **** |  |  |
| 083A | 0840 |  | JE | INPUT |
|  |  | **** | ** |  |
|  |  | * BOX |  |  |
|  |  | **** |  |  |
| 083B | OC8D |  | JE | JUMP |
|  |  | **** | * |  |
|  |  | *BOX |  |  |
|  |  | **** |  |  |
| 083 C | 113E | M\$SC | LT | OP1 |
| 0830 | 802C |  | ADD* | 13.7,16) |
|  |  | **** |  |  |
|  |  | * $80 \times$ |  | MIXAL NOP |
|  |  | **** |  |  |
| O83E | O7E1 | OPI | JE | FETCH |
|  |  | **** |  |  |
|  |  | * B0X |  |  |
|  |  | **** |  |  |
| 083F | 0877 |  | JE | ADO |
| 0840 | 0877 |  | JE | ADD |
|  |  | **** |  |  |
|  |  | *BOX |  |  |
|  |  | **** |  |  |
| 0841 | O8AD |  | JE | MUL |
|  |  | **** |  |  |
|  |  | * BOX |  |  |
|  |  | **** |  |  |
| 0842 | 0916 |  | JE | DIV |
|  |  | **** | ** |  |
|  |  | *BOX |  |  |
|  |  | **** |  |  |
| 0843 | 0846 |  | JE | NCH |
|  |  | **** | ** |  |
|  |  | 由80X |  |  |

PAGE 213

| 0844 | OAAO | ******** |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | JE | SHIFT |  |  |
|  |  | ******** |  |  |  |  |
|  |  | *BOXEXX* |  |  |  |  |
|  |  | ****** |  |  |  |  |
| 0845 | OAF6 |  | JE | MOVE |  |  |
|  |  | *********** |  |  |  |  |
|  |  | *BOX£YY* |  |  |  |  |
|  |  | ******** |  |  |  |  |
| 0846 | 1148 | NCH | 67 | DC5 |  |  |
|  |  | ******** |  |  |  |  |
|  |  | *80xf2Z* |  |  |  |  |
|  |  | ******** |  |  |  |  |
| 0847 | 8 C 2 C |  | ADD* | 12,T,(L) |  |  |
|  |  | ****** |  |  |  |  |
|  |  | * B0XE | 1* |  |  |  |
|  |  | ****** |  |  |  |  |
| 0848 | 0901 | DC5 | JE | NUM |  |  |
|  |  | ******** |  |  |  |  |
|  |  | *80XE81* |  |  |  |  |
|  |  | ******** |  |  |  |  |
| 0849 | OA2B |  | JE | CHAR |  |  |
|  |  | ******** |  |  |  |  |
|  |  | *BOXECI* |  |  |  |  |
|  |  | ******** |  |  |  |  |
| $\begin{aligned} & 084 A \\ & 084 B \end{aligned}$ | $\begin{aligned} & 06 F D \\ & 074 E \end{aligned}$ |  | JE | $\begin{aligned} & \text { INT } \\ & \text { STEP } \end{aligned}$ | TEST INTERRUPTS BEFORE HALTINS |  |
|  |  |  | JE |  |  |  |
|  |  | ******** |  |  |  |  |
|  |  | *BOXED ${ }^{\text {* }}$ |  |  |  |  |
|  |  | ******** |  |  |  |  |
| O84C | OTEI |  | JE | FETCH |  |  |
|  |  | ******** |  |  |  |  |
|  |  | * BOXEE! |  |  |  |  |
|  |  | ******** |  |  |  |  |
| 0840 | 1122 | INPUT | 4. |  |  |  |
|  |  | * | IEST | FOR ILLEGA | AL DEVICE CODES, THE ONLY |  |
|  |  | * |  | DEVICES AL | GOWED ARE AS FOLLOWS: |  |
|  |  | * |  | OE DIS |  |  |
|  |  | * |  | OF DIS |  |  |
|  |  | * |  | 10 - CAR | SR READER |  |
|  |  | * |  | $12 . \mathrm{PRI}$ | ITER |  |
|  |  | * |  | $13-\mathrm{Try}$ |  |  |
| 084E | $6 C F 2$ |  | CP | 12,X1F21 |  |  |
| 0845 | $06 F 9$ |  | JE | ABORT | ILLEGAL CODES 0 - 0 |  |
| 0850 | 6CEF |  | CP | 12, XIEF\| |  |  |
| 0851 | 1457 |  | JP | $+* 6$ | CODES E - 10 |  |
| 0852 | 6CEE |  | $C P$ | 12,XIEEI |  |  |
| 0853 | 06F9 |  | J5 | ABORT | CODE 11 |  |

## PAGE 2:4

0854 6CEC
08551457
$085606 F 9$
08579029
0858 275A
$0859872 C$
0854-080.5-
085B OBF9
085C OCO3
085D OCIB
OB5E OBDS



|  | * | RO O | FILES SUB ROUTINE <br> THIS ROUTINE IS USED BY THE ENTER, DIVIDE AND MULTIPLY ROUTINES TO zero out consecutive files |
| :---: | :---: | :---: | :---: |
| 086 C BBOO | 211 | $20 F$ | 11 |
| 0860 BA00 |  | 20F | 10 |
| 086E-8900 |  | 20\%- | 9 |
| $086 F$ B800 |  | 20F | 8 |
| 08708700 |  | $20 \%$ | 7 |
| 08718600 | 26 | 20 F | 6 |
| 08728500 |  | $20 F$ | 5 |
| 08738400 | 24 | 20F | 4 |
| 0874 B300 |  | ZOF | 3 |
| 08758200 |  | ZOF | 2 |
| 08761020 |  | RTN |  |

$0677=085 F$
08789829
08798760

087A 4CO7
0878 149A

087 CAO
087 D A902

087E 9740 087 F 8820

0880 CBO1
08818423
08828982

|  |
| :---: |
| 0883 |
| 0884 |

08845001

0885 D820

0886 C801
0887 D138
08882006

```
* ADD AND SUBTRACT ROUTINE ***********************
* THIS IS THE ADD AND SUBTRACTEROUTINES
* OPCODES O1 & OZ
*********
* BOXEA
*********
AOO JE L.R SEPERATELEFT AND RIGHT FIEGD
    SBT* 1H.T.(T)
    CPY 7,I,T
*******
* BoxfB *
*********
    TZ 12,XIO7I S9GN REQUIRED ??
    JP AE NO SIGN REQUIRED
*********
* BOXfC *
*********
    MOV 10.(N)
    RMF 9,(M)
*********
* BOXED *
*********
    DEC }
    GPY 8,T
*********
* BOXEF *
*********
AF MOV ll.(T)
    ADD 10,T,(N)
    ADO 9,b,(M)
* BOXEG *
*********
    LT X1801
    IN 13.XIOII TEST OPCODE
- BOXEH S SUBTRACTECOMMAND
*********
    XOR 8,T FLIP SIGN BIT OF M
*********
* BOXEI *
*********
    MOV 8,(T)
    XOR* d,C,T EXGLUSIVE OR SIGN BITS
* BOXfJ
*********
```

PAGE 218


PAGE 219
$\begin{array}{ll}089 F & C D O 6 \\ 08 A O & 8097 \\ 08 A 1 & 3 D F F \\ 08 A Z & 1490 \\ & \\ & \\ 08 A 3 & F 080 \\ 08 A 4 & 1600 \\ 08 A 5 & 4 D 20 \\ 08 A 6 & 14 A A\end{array}$
$08 A 74001$

08A8 ODS3 O8A9 07EI

OBAA 4DO!
08AB 07E!
OBAC ODSC
*********

| MOV | $13,(U)$ |
| :--- | :--- |
| $A D D$ | $0, L, C,(S)$ |
| $A F$ | $13, X i F F!$ |
| $J P$ | $A R+1$ |

## - Box系U

********
AS SFL bU
T2E
JP

## - BOXES

*********


* BOXET

72
*********
JE
JE
*********

- BOXEV
*********
AV $\quad$ TZ

JE
JE

13,6 X1001

AV
$13 . \times 1011$ LINK $=1$ =a OVERFLOW
OVERFLOW HAS OCCURED
OVERFL GO SET OVERFLOW FLAG FETCH
13.x1011 LINK = 1 ???

FETCH LINK=1 RESULT IN TRUE FORM EOO MUST COMPLEMENTERESULT \& SIGN

SAVE LINK BIT FOR TESTING
13,X120' WERE SIGNS SAME ??? SIGNS NOT SAME
$\begin{array}{ll}\text { O8AD } & 085 F \\ & \\ \text { O8AE } & 4 C 07 \\ \text { OBAF } & 14 B 5\end{array}$
OBAF 14BS

08 BO CAOS
08B1 1902 0882 8C40

08831000 0884 D 120

08851100
$088606 C 8$
08871080
$08 \mathrm{B8}$ F721
08B9 1040
08BA C\$20
08BB 8B41
088C 8A29
08801080
OBBE BD20
088F 1040
08CO 898!
08C1 1080
OBC2 BC2O
08C3 1040
$08 C 4$ 9C41
08C5 982!
08C6 BC20
$08 C 7$ C201
08 C8 1080 $08 C 98720$

* multoply routine - OPCODE 03
*********
* BOXEA * SEPARATEFFIELD INTOPII\& PI2
*********
MUL JE LIR - SEPERATE (LIR)
*********
- BOXEB
*********
TZ 12.XIOT TEST IF SIGN REQUIRED
JP
* BOXEC
*********
MOV $10 .(\mathrm{N})$
RMF $9,(M)$
INC 12

| $*$ BOX£D | COM |
| ---: | ---: | ---: |
| $* * * * * * * *$ |  |
| NOR |  |
| XOR | 1,1 |

- BOXEE *********
ME LT XIOOI PAGE OUTEINDEX
JE VIA
SSF
SFR 7.(T)
S日F
LOR I,T SMMMMXXXEFPI
INC 11.(T)
ADD 10.T.(T)
SSF
CPY 13, T
SPF
ADD 9,bo(T)
SSF
CPY 12,T
SPF
DEC $12,(T) \quad P 12-1$ map

CPY 12.T SET UP MAJOR COUNTER
MOVE A REG. (PZ ©P6) TO S7 - S 11
MOV 2,(T)
SSF
CPY 7.T

SIGN $\&$ MAP PACKED INTO PI

* INC 11.(T)
MOVE A REG. (PZ ©PG) TO S7.S Il
CPY 7,T


## PAGE 221



O8EA CBOI
OBEB 8630
O8EC CAO
OBED 85BO
OBEE CQOI
OBEF 8480
$08 F 0$ C801
08F1 8380
08F2 C701
$08 F 38280$
$08 F 41040$
$08 F 5$ CBO8
$08 F 686 B 0$
$08 F 7$ CAOI
$08 F 8$ 85BO
08F9 C901
08FA 84BO
08FB C801
08FC 8380
08FD C701
08FE 8280
O8FF 1080

0900 FBOO
0901 FA80
0902 F980
0903 F880
0904 F780
09051040
0906 FB80
0907 FA80
0908 F980
0909 F880
090A F780
090B 9040

090C 5DOF
09001400
$090 E 1080$

```
* BOXEL ONE BITI ADD & SHIFT
MOV 11.(T)
ADD 6,T,C
MOV 10.(T)
ADD 5,T,C,L
MOV 9;(T)
ADD 4,T,C,L
MOV 8,(T)
ADD 3,T,C,L
MOV 7,(T)
ADD 2,T,C,L
SPF
MOV 11.(T)
ADD 6,T,C,G
MOV 10,(T)
ADD 5,T,C,L
MOV 9.(T)
ADD 4,T,C,L
MOV 8,(T)
MOD 3,T,C,L
MOV T:(T)
ADD 2,T,C,L
SSF
- BOXEM
*********
MM
    SFL
    SFL 10,L
    8FL 9.L
    SFL 8.6
    SFL 7.L
    SPF
    $FL 11,L
    SFL 10.6
    $FL 9,L
    SFL 8,L
    SFL 7.6
    DEC 13
*********
* BOXEN *
**********
    TN 13.X1OFI
    JP MG
*********
* BOXEO
*********
    SSF
```

PAGE 223


091 C 085 F $0970 . \mathrm{c} 501$. O91E 1080 $091 F$ B120 09201040

09214 COF $0922 \$ 529$

0923 CAO3
0924 A902

0925 8C40
0926 D120
09275807 0928 156F

09291100
092A 06C8
$092 \mathrm{~B} 8 \mathrm{B49}$
$092 C 8429$
09201080
092E B020
$092 F 1040$
09308981
09311080
0932 BC20
0933 F721
0934 C120
09351040
0936 CCO1
0937 9821
0938 BC6O
0939 200C
093 A C201


PAGE 235

| 093B | 8720 | CPY | 7,1 |  |
| :---: | :---: | :---: | :---: | :---: |
| 093 C | C301 | MOV | 3, (T) |  |
| 0930 | 8820 | CPY | 8.1 |  |
| 093E | C401 | MOV | $4 .(1)$ |  |
| $093 F$ | B920 | CPY | 9,1 |  |
| 0940 | C501 | MOV | $5 .(7)$ |  |
| 0944 | Bn20 | CPY | 10\% 7 |  |
| 0942 | C601 | MOV | 6, (T) |  |
| 0943 | 8820 | CPY | 11, 1 |  |
| 0944 | 1080 | SSF |  |  |
| 0945 | C201 | MOV | 2, (1) |  |
| 0946 | 1040 | SPF |  |  |
| 0947 | B220 | CPY | 2.1 |  |
| 0948 | 1080 | SSF |  |  |
| 0949 | C301 | mov | 3,(T) |  |
| 094A | 1040 | SPF |  |  |
| 0948 | 8320 | CPY | 3,9 |  |
| 094 C | 1080 | SSF |  |  |
| 0940 | C401 | MOV | 4. (T) |  |
| 094E | 1040 | SPF |  |  |
| 094F | B420 | CPY | 4.1 |  |
| 0950 | 1080 | SSF |  |  |
| 0951 | C501 | MOV | 5:(1) |  |
| 0952 | 1040 | SPF |  |  |
| 0953 | B520 | CPY | 5, 1 |  |
| 0954 | 1080 | SSF |  |  |
| 0955 | C601 | MOV | 6, (1) |  |
| 0956 | 1040 | SPF |  |  |
| 0957 | 8620 | CPY | 6,1 |  |
| 0958 | 1080 | SSF |  |  |
| 0959 | 086C | JE | 211 | ZERO FILES 11.2 |
| 095 A | 1040 | SPF |  |  |
|  |  | ********* |  |  |
|  |  | * BOXEF. |  |  |
|  |  | ********* |  |  |
| 095B | 560F | DF TN | 12, X1OFI |  |
| 095 C | 1567 | JP | DH |  |
|  |  | ********* |  |  |
|  |  | * 80XEG |  |  |
|  |  | ********* |  |  |
| 0950 | 1080 | SSF |  |  |
| 095E | 9043 | OEC | 13.(N) |  |
| 095F | $9 C 82$ | SBT | 12.L, (M) |  |
| 0960 | 1040 | SPF |  |  |
| 0961 | AD46 | RMF | 13,0,(U) |  |
| 0962 | 9640 | DEC | 12 |  |
| 0963 | 1080 | SSF |  |  |
| 0964 | B027 | CPY | 0,1,(5) |  |

PAGE 226

| 0965 | 1040 |
| :--- | :--- |
| 0966 | $155 B$ |
|  |  |
| 0967 | 1080 |
| 0968 | $C B 11$ |
| 0969 | $C A 91$ |
| $096 A$ | $C 991$ |
| $096 B$ | $C 891$ |
| $096 C$ | $C 791$ |
| 0960 | 5004 |
| $096 E$ | 1576 |

096 C C101
09708720
$0971 F 700$
09721180
0973 E120
09740053
09751600

0976 CBO1
09771040
09789838
09791080
097 CADI
$097 B 1040$
$097 \mathrm{C} 9 \mathrm{AB8}$
09701080
$097 E$ C901
$097 F 1040$
09809988
09811080
0982 C801
09831040
09849888
09851080
0986 C701 09871040 09889788 09891080
098A 4004 098B 156F


PAGE 227


PAGE 228

| 09AD | FA80 | SFL | 10.6 |  |
| :---: | :---: | :---: | :---: | :---: |
| 09AE | F980 | SFL | 9,6 |  |
| 09AF | F880 | SFL | 8,6 |  |
| 0980 | F780 | SFL | 7.6 |  |
|  |  | ********* |  |  |
|  |  | * Boxef * |  |  |
|  |  | ********* |  |  |
| 098 1 | 3DFF | AF | 13, XIFFI |  |
| 0982 | 5DFF | YN | $13, \times 1 F F 1$ |  |
| 0983 | 158B | JP | QU |  |
| 0984 | 1080 | SSF |  |  |
| 0985 | F680 | SFL | 6.6 |  |
| 0986 | F580 | SFL | 5,L |  |
| 0987 | F480 | SFL | 4.6 |  |
| 0988 | F380 | SFL | 3,6 |  |
| 0989 | F280 | SFi. | 2.6 |  |
| 098A | 1594 | JP | DO |  |
|  |  | ********* |  |  |
|  |  | * BOXEU |  |  |
|  |  | ********* |  |  |
| 098B | 1080 | DU SSF |  |  |
| 09BC | 4001 | BU Tze | $13 . \times 1011$ | LINK = 1 =a> POSITIVE RESULT |
| 0980 | 15CA | JP | DW | POSITIVE RESULT |
|  |  | ********* |  |  |
|  |  | $\begin{aligned} & \text { Boxey } \\ & * * * * * * * \end{aligned}$ | NEGATIVE | RESULT |
| 098E | C801 | MOV | 11.(T) |  |
| 098F | 8620 | ADD | 6,1 |  |
| 0960 | CAO1 | MOV | 10, (7) |  |
| 09 Cl | 85A0 | ADO | 5,6,7 |  |
| $09 C 2$ | C901 | MOV | 9, (T) |  |
| 0963 | 8440 | ADO | $4.6 . T$ |  |
| $09 \mathrm{C4}$ | C8O1 | MOV | 8:(T) |  |
| $09 C 5$ | 8340 | ADD | 3.6.1 |  |
| 09 Cb | C701 | MOV | 7.(1) |  |
| $09 C 7$ | 8280 | ADO | 2,L,C,F |  |
| $09 C 8$ | FD80 | SFL | 13.6 | SI3 40] LINK BIT |
| 0969 | 158 C | JP | BU |  |
|  |  | ********* |  |  |
|  |  | - BOXEW | POSITIVE | RESUL |
| 09CA | C101 | OW MOV | d, (T) |  |
| 09CB | 8720 | CPY | 7.1 |  |
| 09CC | F700 | SFL | 7 |  |
| 09CD | 1880 | bT | $\times 1801$ |  |
| 09CE | E120 | AND | 1.1 |  |
| 09CF | 1600 | LU | $\times 1001$ |  |
| 0900 | OTEI | JE | FETCH |  |

PAGE 229

```
0900 07E1
0901: 8000=
0902 BCOO
0903 B800
09D4 27E&
09058746
0906 6719
0907 1C13
09D8 27E!
0909 8900
090A BAOO
09DB 8746
090C 110F
0900 1080
090E 0029
090F 1040
09E0 8020
09E1 8C80
O9E2 8B80
09E3 8A80
09E4 8981
09E5 671A
* NUM ROUTINE ********************************************
- THIS ROUTINE TAKES 10 CHARACTERS IN THE A & XEREG.
* AND CONVERTS THEM TO THEIR BINARY EQUIVALENT
*********
* BOXEA
*********
NuMm
    20F 12
    ZOF 11
    LF 7:XIE!1
    **********
* BOXEB *
*********
NB INC 7.(U)
*********
* BOXEC *
*********
    CP 7.X1191
    JP ND
    *********
        * BOXES
        *********
        LF 7,XIEJI
        ZOF 9
        ZOF 10
        *********
        * BOXEK
        *********
        NK INC 7,(U)
        *********
        * BOXEM
        *********
            LT XIOFI
            SSF
            EOT* O,T,(T)
            SPF
*********
* BOXEN
*********
    ADD 13,T
    ADD 12.6
    ADD 11.6
    ADD 10.6
    ADD Q,L,(Y)
*********
- BOXfL *
*********
    CP 7.XIIA1
```

PAGE 230

| 09E6 15F2 |  | jp | No |
| :---: | :---: | :---: | :---: |
|  |  | ********* |  |
|  |  | - BOXES |  |
|  |  | ********* |  |
| 0957 | B220 | CPY | 2.1 |
| 09E8 | CAO8 | MOV | $10.17)$ |
| 09E9 | B320 | CPY | 3,1 |
| 09EA* | CBOt | MOV | 11, (T) |
| 09EB | 8420 | CPY | 4,1 |
| O9EC | CCO1 | MOV | 12,(1) |
| O9ED | 8520 | CPY | 5,1 |
| O9EE | CDO1 | MOV | 13,(T) |
| O9EF | B620 | CPY | 6,1 |
|  |  | ********* |  |
|  |  | * Boxeu |  |
|  |  | ********* |  |
| 0950 | 1600 | LU | $\times 1001$ |
| 09F1 | 07E1 | JE | FETCH |
|  |  | ********* |  |
|  |  | - BOXEO * |  |
|  |  |  |  |
| 0972 | 8220 | NO CPY | 2.7 |
| 09 F 3 | CAO 1 | MOV | 10, (T) |
| 09F4 | B320 | CPY | 3, 7 |
| 0975 | CBO1 | MOV | 11,(7) |
| 0976 | 8420 | CPY | 4.1 |
| 0977 | CCO1 | MOV | 12,(7) |
| 09 F 8 | 8520 | CPY | 5,1 |
| 0959 | CDO1 | MOV | 13,(T) |
|  |  | ********* |  |
|  |  | - BoxfP * |  |
|  |  | ********* |  |
| 09FA | F000 | SFL | 13 |
| 09FB | FC80 | SFL | 12.1 |
| 09FC | FB80 | $8 F 6$ | 11.6 |
| 09FD | FA80 | SFL | 10,1 |
| O9FE | F980 | SFL | 9,1 |
| O9FF | F000 | SFL | 13 |
| OAOO | FC80 | SFL. | 12.1 |
| OADI | FB80 | SPL | 11.1 |
| 0 OO2 | FA80 | SFL | 10, L |
| OAO3 | F980 | 3FL | 9.6 |
|  |  | ********* |  |
|  |  | - BOXEQ * |  |
|  |  | ********* |  |
| OAO4 | 8020 | MDD | 13,9 |
| 0 OO5 | C501 | MOV | 5,(T) |
| OAO6 | 8CAO | ADD | 12,T,L |

## PAGE 23!

| 0 OOT | C401 |
| :---: | :---: |
| 0 A08 | 8BAO |
| 0409 | C301 |
| OAOA | 8AAO |
| OAOB | C201 |
| OAOC | 89A0 |
| 0400 | FDOO |
| OAOE | FC80 |
| OAOF | FB80 |
| OA10 | FA80 |
| OA11 | F981 |
| OA12 | 1508 |

OA13 110F
0A14 0029

04158020
OA16 8C80
0A17 8B81

OA18 B820
OA19 CCOI
OAIA B920
OAIB CDO\&

OAIC FDOO
OA1D FC8O
OALE FB8O
OALF FDOO
OAZO FC8O
0A21 F880

0A22 8020
0A23 C901
$0 A 24$ 8CAO

MOV $4 .(T)$
ADO $11,1,1$
MOV 3.(T)
ADD $10, T, L$
MOV 2.(T)
ADD 9,1.6


* BOXER
*********
SFL 13
SFL 12.6
SFL 11.1
$\$ F L \quad 10 . L$
SFL 9,bo(T)
JP NK
$\star \star \star * * * * * *$
$*$ BOXf
$* * * * * * * * *$
ND LT XIOFI
EOT* O.T,(T)
*********
- BOXEE
*********
ADD 13.1
ADO 12.6
ADD 11.6.(T)
*********
- BOXfF *
*********
CPY 8,T
MOV 12.(T)
CPY 9.T
MOV 13.(T)
********
* BoxfG *
*********
SF6 13
SFL $12, L$
SFL $11 . L$
SFL 13
SFL 12.1
SFL 11.L
*********
- BOXEM
*********
ADD 13,
MOV $9,(7)$
ADD 12.L.T


## PAGE 232

OA25 C801 OA26 8BAO

OA27 FDOO
0428 FFCO
OA29 FB80
OAZA 15D5

| MOV | 8, (7) |
| :---: | :---: |
| ADD | 11, T,L |
| ********* |  |
| * BOXEI * |  |
| ********* |  |
| SFL | 13 |
| SFF | 12,6 |
| SFL | 11.L |
| jp | NB |


| OA2B | $11 F F$ |
| :--- | :--- |
| $O A 2 C$ | 9638 |
| $O A 2 D$ | $11 E 3$ |
| $O A 2 E$ | $958 B$ |
| $O A 2 F$ | $110 B$ |
| $O A 3 O$ | $94 B 8$ |
| $O A 31$ | 1154 |
| $O A 32$ | $93 B 8$ |
| $O A 33$ | 1102 |
| $O A 34$ | $92 B 8$ |

0A35 F780
0A36 5701
OA37 1C3A
04385004
04390053

OA3A C201
OA3B B720
OASC C3O1
OA3D B820
OABE C4OI
OA3F 8920
OAHO C5OL
0A41 BAZO
0A42 C6O!
0A43 BB20

04441100
$044506 C 8$
$0 A 461080$
OA47 F701
0A48 C120
0449 2CO7


PAGE 234


PAGE 235


PAGE 236


OAAOCCIT
OAAI CAOI
OAAC 4004
OAAS OTEI

OAAA ACOI
OAAS ICCF

OAAG 5COU
OAA7 ICAC

OAAB C201
OAA9 1080
OAAA BBZO
OAAB ICAE

OAAC 1080
OAAD BBOO

OAAE 1040
OAAF C301
OABO B220
OABI C4O!
OAB2 B320
OAB3 C501
OAB4 B420
OABS C6O
OAB6 B520

OAB7 B600

- SHIFTEROUTINE
* ThIS ROUTINE HANOLES THE SHIFTEINSTRUCTIONS
- OPCODE 06
*********
* BOXEAI*
*********
SHIFF MOV 9CC, (T)
MOV $10, C, L,(T)$
TZ OEXIOAI TEST IF O BYTES TO SHIFT
JE FETCH NO OPERATION, RETURN
- 80XEA
********
TZ£ I2,X1011 TEST FORESHIFTERIGHTECOMMAND
JP SL: SHIFT RIGHT
********* SHIFTLEFT ROUTINE
*********
SB IN
SP
12.XIOQI TEST FOR CIRCULAR SHIFT SD NONGCIRCULAR SHIFT
* BOXEC CIRCULAR SHIFT
********
MOV 2,(T)
SSF
CPY II.T
JP SE
* Boxed non=Circular shift
*********
SD SSF
20F 11
* BOXEE
*********
SE SPF
MOV 3.(T)
CPY 2.1
MOV 4.(T)
GPY 3,T
MOV S.(T)
CPY 4.1
MOV 6.(T)
CPY 5,9
- bOXEH TEST FOR SGA COMMAND
*********
20F 6
ASSUME SLA COMMAND

PAGE 238


PAGE 239


## PAGE 240

OAF 3 SCO2
OAFA ICE3 OAFS ICDS

* BOXEO
*********
TN
JP
JP

TEST IF SRA OR SRAXECOMMAND
$12, \times 1021$
SQ, SRA COMMAND
SP SRAXECOMMAND
$\begin{array}{ll}\text { OAFG } & 1101 \\ \text { OAFT } & \text { OXCZ } \\ \text { OAF } & 1080 \\ \text { OAF } & \text { C90 } \\ \text { OAFA } & 1040 \\ \text { OAFB } & \text { B720 } \\ \text { OAFC } & 1080 \\ \text { OAFD } & C A O 1 \\ \text { OAFE } & 1040 \\ \text { OAFF } & \text { B820 }\end{array}$

0800 CCO\& $0 B 011080$ 08028420 08038980 0BO4 1040
$0 B O 5$ FCOO $0 B 06$ COO 0807 FCOO

PAGE 242

0813 8A43 08141982

OB15 8843 0816 A792

08179640
$0 B 181105$
OB19 EA29
OB1A OB38
OBIB 4004
OBIC 1020

OB1D $4 C F F$ OBIE 1013

OB1F O7E』

08201102
$0 B 218420$
08228980
$0 B 238820$
$0 B 248780$
08259620
$0 B 261010$


PAGE 243


PAGE 244

0830 E029
OB3E 2007
0B3F DD38
OB4O 1040
0B4! 4004 $0842=1056$

08435807 OB44 106E
$0845 \operatorname{CCO} 1$
08469829
0B47 8720
OB48 67FE
08491046

OB4A 8C4!
08481046

OBAC CBOI
OBAD DC38
OBAE 2701

0B4F4004

08508740

085 11600
$085206 C 4$
08531040
08542808
08551608

AND 13,T,(T)
SSF
LF 13, $\times 1071$
XOR* 13,T,C
SPF
$120, \times 1041$
Jow LR- JUMP TO BOXERE LOAD XEINSTRUC
********
*BOXEJ**
*******
TN 11.X№71
JP LL JUMP TO BOXEL
********
*BOXEK
*******

$$
\text { LK } \quad \text { SBT. } 11, T,(T)
$$

CPY 7.7
CP 7,XIFEI
JP LN
*BOXEM
********
INC 12.(T)
JF LK
*******
*BOXEN
********
LN MOV 11.(T)
XOR $\quad 12, T, C$
67 9. 61011
*BOX£O
*******

|  | 72 | $0, \times 1041$ |
| :---: | :---: | :---: |
| ******** |  |  |
| *BOXEP |  |  |
| ******** |  |  |
|  | INC | 7 |
| ******** |  |  |
| - BOXEO |  |  |
| ******** |  |  |
| L0 | LU | $\times 1001$ |
|  | JE | PAGE |
|  | SPF |  |
|  | 6 | $8, \times 1081$ |
|  | LU | $\times 1081$ |

## PAGE 245

$\begin{array}{ll}0 B 56 & C D O 1 \\ 0 B 57 & 1080\end{array}$ $0 B 58$ BO20

08591180
OB5A EDZ9
08581027
OBSC 1040
0850 CCOI
OBSE BAZ3
OB5F 8982
08609829
$0 B 61$ BC6O
08621100

08638846 08649750

08654006 08661070

08674007

08681080

0869 B027
OB6A 1040 086B 1063

OB6C 1100 OB6D 102E
＊BOXER
＊＊＊＊＊＊＊
LR MOV 13，（T）
SSF
CPY 13，T
＊＊＊＊＊＊＊＊
＊
＊＊＊＊＊＊＊＊
LS LY X1801
AND＊13，T，（T）
GPY 0，Ti（S）
SPF
MOV 12：（T）
ADD $10,1,(N)$
ADD 9，L，（M）
SBT＊11．T．（T）
CPY l2，I，T
LF XIOOI ZERO T
＊BOXET
＊＊＊＊＊＊＊由
LT INC B，（U）
DEC 7．C
＊＊＊＊＊＊＊＊
＊BOXfU＊TEST LOOP VARIBLE
＊＊＊＊＊＊＊内
$720 . \times 1061$
JP LW JUMP TO BOXEW
＊BOXEV TESTE LOAD A COMMAND？
＊＊＊＊＊＊＊＊
＊＊＊＊＊＊＊＊
由BOXEX
＊＊＊＊＊＊＊＊
＊＊＊＊＊＊＊
＊BOXEAA＊
＊＊＊＊＊＊＊
GPY 0，T，（S）
SPF
JP LT
＊8OXED
＊＊＊＊＊＊＊由
6D 6Y X1001
jp LE

PAGE 246


PAGE 247

OB7F OTE!
$0 B 80085 F$

08819829
08823760
0883 CCOI
$0 B 848$ A23
08858982

0886 60E7
08871099
0888 6DE1
OB89 1DAF

OB8A 6DEO
0B8B 1099
OB8C 6DDF
OB80 1091

OBBE 8740
OB8F 8740
0890 1DB6

0891 UCFF
08921097
0893 A750
08941100
08958443
08968982
$0 B 97$ 2CCD
08981084
*STORE ROUTINE *

- THIS IS THE STORE ROUTINE ITEHANOLES ALL STORE COM *
*********
- BOXEA

STORE JE L,R SEPERATE (L/R)
*********
* BoxfB
*********
SBT* 11.T,(T)
CPY 7,TII
MOV lZ.(T)
ADD $\quad 10.1 .(N)$
ADD G.L.(M)
*********
- B0XEC
********
CP 13.XIETI
$J P$ SG JUMP TO BOXEO: STORE A
CP 13,XIEII
JP SQ JUMP TO BOXEQI STORE INDEX
************
* BOXED8E *
************
CP 13,XIEO1
JP SG JUMP TP BOXEGI STORE $X$
CP $\quad 13, \times 10 F 1$
JP SF JUMP TO BOXEF: STORE J
- NO JUMP IMPLIESI STORE ZERO
*********
* BOXEH
*********
INC 7
INC 7
JP SXE JUMP TO BOXEX
*********
- BOXEF *
*********
SF

| 12 | 12, XPFFI |
| :---: | :---: |
| JP | * +5 |
| WMF | 7.0 |
| 19 | $\times 1001$ |
| INC | $10,(N)$ |
| ADD | 9, L, (N: |
| LF |  |
| JP | SU |

Jp $\quad *+5$
WMF 7.D
$17 \times 1001$
INC $10,(N)$
ADD 9,LIE:
LF $\quad 12 \times 1621$
jp su

PAGE 248


PAGE 249


PAGE 250

| OBBE | 1000 |  | JP | $\pm+2$ |
| :---: | :---: | :---: | :---: | :---: |
| OBBF | \$DAD |  | JP | SEND |
| OBCO | 6DEO |  | CP | $13, \times 1 E O 1$ |
| $O B C 1$ | 10C 3 |  | JP | + + 2 |
| OBC2 | 1041 |  | JP | S |
| OBC 3 | 4702 |  | 12f | $7 \times 1021$ |
| OBE4- | 10412 |  | 5 | $55^{\circ}$ |
| OBC5 | 5701 |  | IN | $7 \times 1011$ |
| OBC6 | 10AD |  | JP | SEND |
| OBC7 | 2CC9 |  | LF | 12,x1c91 |
| OBC 8 IDA |  |  | JP | SI |
|  |  | ********* |  |  |
|  |  | * BOXf ${ }^{\text {* }}$ |  |  |
|  |  | ********* |  |  |
| OBC9 | 1080 | S $\dagger$ | SSF |  |
| OBCA | C801 |  | MOV | 8,(7) |
| OBCB | 1040 |  | SPF |  |
|  |  | ********* |  |  |
|  |  | $\begin{aligned} & \text { * BOXEW * } \\ & * * * * * * * * \end{aligned}$ |  |  |
|  |  |  |  |  |
| OBCC | 1750 |  | WMF | 7, D |
| OBCD | 2 Cc 8 |  | 67 | $12, \times 1681$ |
| OBCE | 8443 |  | INC | 10, (N) |
| OBCF | 8982 |  | ADD | 9,L, (M) |
| OBDO | 1086 |  | JP | SX |
|  |  | ********* |  |  |
|  |  | * BOX£V |  |  |
|  |  |  |  |  |
| OBD1 | 57 FF | SV | TN | 7, XIFFi |
| OBD2 | 1 DAD |  | JP | SEND |
| OBD3 | 8 C 46 |  | INC | 12,(U) |
| OBD4 | 1DA1 |  | JP | SI |

PAGE 2SI

|  |  | * JRE **** * BOX ***** |  | de routine | ******** |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0805 | $4 C 08$ | JRED | 12 | 12, xi08: |  |
|  | OBD5 | JBUS | EQU | JRED |  |
| $\begin{aligned} & 0805- \\ & 08 D 7 \end{aligned}$ | OBED |  | JE | DRED |  |
|  | 4 COL |  | 12f | 12, 1011 | T7Y?3? |
| $\begin{aligned} & \text { OBD8 } \\ & \text { OBD9 } \end{aligned}$ | OBF2 |  | JE | TBUS |  |
|  | 5CO2 |  | TN | 12181021 |  |
| OBDA | $10 E 7$ |  | JP | JCRD |  |
|  |  | ********* |  |  |  |
|  |  | BOXEA |  |  |  |
|  |  |  |  |  |  |
| OBDB | 1125 | JPRNT | LT | X1251 |  |
|  |  | ********* |  |  |  |
|  |  | - BoxEB |  |  |  |
|  |  | ********* |  |  |  |
| OBDC | 2701 |  | LF | $7 . \times 1011$ |  |
| OBDD | 064E |  | JE | DIX |  |
|  |  | ********* |  |  |  |
|  |  | - 80xED |  |  |  |
|  |  | ********* |  |  |  |
| OBDE | 9750 | -JTESTEDEC |  | 7, C |  |
| OBDF | 5004 | $\begin{aligned} & \text { TN } \\ & \text { SP } \end{aligned}$ |  | $0, \times 1041$ |  |
|  | 10E4 |  |  | JBG |  |
| OBEO |  | ********* |  |  |  |
|  |  | - BOXEE |  |  |  |
|  |  | ********* |  |  |  |
| OBE 1 | 5004 | J8E | TN | $13, \times 1041$ |  |
|  |  | ***** | *** |  |  |
|  |  | - BOX | F |  |  |
|  |  | ***** | *** |  |  |
| OBE2 | 07E |  |  | FETCH |  |
|  |  |  |  |  |  |
|  |  | - BOXEH |  |  |  |
|  |  | ********* |  |  |  |
| OBE 3 | OCD4 |  |  | JR |  |
|  |  | ***** | *** |  |  |
|  |  | - BOX | G |  |  |
|  |  | ***** | *** |  |  |
| OBEA | 5004 | JBG | TN | 13, $\times 1041$ |  |
|  |  | ********* |  |  |  |
|  |  | * BoxEH* |  |  |  |
|  |  | ********* |  |  |  |
| OBE5 | OCD4 |  | JE | JR |  |
|  |  | ***** | *** |  |  |
|  |  | * BOX | 1 * |  |  |

    - JRED DECODE ROUTINE
    *********
    - BOXfO
    *********
JRED 12 12.xiobi
OBD5
0806-0BED
OBD7 4CO1
OBD8 OBF2
0809 5CO2
OBDA IDET
OBDC 2701
OBDD 064E
OBDE 9750
OBDF 5004
OBEO 1DE4
OBE 15004
OBE2 O7ED
OBE 3 OCD4
OBE5 OCD4

PAGE 252


OBF 8 06FD OBF 9 1125 OBFA O64C

OBFB 5701 OBFC 10F8 OBFD 5704 OBFE 1OFB

OBFF 1105
$0 C 00278 \mathrm{C}$ OCO1 0650

OCO2 OTE1

* IOC DECODE ROUTINE *********
- BOXES *********
$0 C O 35 C 10$ $0 C O 4$ OC4C $0 C O 54 C O 1$ $0 C O 6$ OC2D $0 C O 7$ OCOO
- IN DECODE ROUTINE *********
- BOXEV
*********
IN IN
JE DIN
TE 12;X101 TYY T
JE TIN
JE RIN

- CARD READER INPUT ROUTINE ***************
* RIN INITIATES A READ FROM THE CARD READER
- ONE CARD IS READ IN CONCURRENTEMODE
*********
由 BOXEA
*********


## PAGE 256

OCIB 5C10 OCIC OCAE OEID 4EOt OCIE OCZF OCIF OC2!

* OUT DECODE ROUTINE ******************************* *********
- BOXEXE*
*********
OUT TN 12, X1.101
JE DOUT
Tz 12:
JE TOUT
JE POUT

PAGE 259

OF20m08FD
OC21 1125
OC22 277 F OC23 064E

OC24 37FB
OC25 47FF
OC26 OC2O
$0 C 27$ 11C5
$0 C 280654$

OC29 2878
OC2A 279F
OC2B 1397
OC2C OC47

PAGE 258

OC2D 2842
OC2E 1430
OC2F 2844
OC30 2777
0 C31 123F
$063274705=$
$0 C 339743$
OC34 BB20
$0 C 354 B 01$
$0 C 361442$
$0 C 37$ c801
$0 C 381080$
OC39 B820
OC3A 06FD
$0 C 3 B 1080$
OC3C CBOI
OC3D 1040
OC3E B820
OC3F 5840
OC4O 1452
OC41 1430
OC42 C8O1
$0 C 43$ A903
$0 C 449743$
$0 C 452846$
0C46 277F
$0 C 47$ C901
$0 C 48$ BC2O
OC49 CAO!
OC4A BDZO
OCAB 0656


0che 2800=
OC4D 144F OCAE 2802

OC4F 1101 0C5O EC20 OC51 3CO4

0C52 1114 $0 C 53064 \mathrm{C}$
$0 C 545708$ OC55 1437

OC56 CCOI
0C57 B720
0 OC5 1114 OC59 0650

OC5A C801
0C58 8720
OC5C 1134
$0 C 500650$

OC5E 1154
OCSF 0654
$0 C 601080$
0C61 C501
0 062 0652

- THIS ROUTINE INITIATES DISK I/O IN THE CONFCURRENT
* MODE.
*********
- 80XfL
*********
DIN WF 8FXTOO: JP DIK
DOUT LF 8:X1021
***
********

TEST MAJOT STATUS TO SEE IF CONTROLLER IS READY
TN 7.X1081
JP WAIY NOT READY SO WAIT
* BOXEC QUEUE SELECTED DRIVE
*********
MOV 12:(T)
CPY 9.1
LY Xil41
JE .DOX
* BOX£D FILE ACTION BYTE
MOV 8,(T)
CPY 7.1
LT X1341
JE .DOX
* BOXEE FILE DISK ADDRESS BYTES
********
LT $\times 1541$
JE COX
SSF
MOV 5:(T)
JE DOX

PAGE 260
$\begin{array}{ll}0 C 63 & 1174 \\ 0 C 64 & 0654 \\ 0 C 65 & C 601 \\ 0 C 66 & 0652\end{array}$
$0 C 67$ C401
$0 C 681040$
$0 C 69$ B020
OC6A 1080
OC6B C301
OC6C 1040
OC6D BC20
OC6E C901
OC6F 8720
0C70 1194
0C71 0650
OC72 CAO!
$0 C 73$ 日720
$0 C 74$ 1184
$0 C 750650$
$0 C 76$ FDOO
$0 C 77$ F680
OC78 FDOO
0C79 FC8O
OC7A FDOO
OC7B FC8O
OC7C CDOI
OC7D 8A2O
OCTE CCOI
OC7F 89AO
OC8O 9A40
OC81 9981
0C82 8720
$0 C 831104$
$0 C 840650$
OC85 CAOI
0 0C86 8720
$0 C 871174$
0C88 0650


## PAGE 26!

$0 C 891114$
OCBA 2790 OCBB 0650 OCBC OTE!


|  | - JUMP ROUTINE ************************************* |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | * THIS ROUTINE HANDLES THE ARITHMETIC JUMP INST. |  |  |  |
|  |  |  |  |  |
|  | ********* |  |  |  |
|  | $\square B O X E B$ |  |  |  |
|  |  |  |  |  |
| $\begin{aligned} & 0 C 8 D^{-6008} \\ & \text { OCBE } 14 B A \end{aligned}$ | SUMP CP\% | ${ }_{5 P}^{37} \times 108 \mathrm{r}$ | DECODE OPCODE 39 |  |
|  | ********* |  |  |  |
|  | $\begin{gathered} \star \operatorname{BOXEC} \star \\ * * * * * * * \end{gathered}$ |  |  |  |
|  |  |  |  |  |
| OC8F 6007 | CPJP | 13, ${ }^{\text {1071 }}$ | DECODE |  |
| OC90 1494 |  | jG | OPCODE 40 - A COMMAND |  |
|  | ********* |  |  |  |
|  | $\text { * } 80 \times £ 0 \text { * }$ |  |  |  |
|  |  |  |  |  |
| 00916001 |  |  |  |  |
| $0 C 921444$ | JP | JF | OPCODES 41.46 |  |
|  | ********* |  |  |  |
|  | * BOXEE |  |  |  |
|  | ********* |  |  |  |
| $0 C 931080$ | SSF | OPCODE 47 |  |  |
|  | ********* |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |
| 0C94 C611 |  |  |  |  |
| $0 \mathrm{C95} \mathrm{C591}$ | MOV | S,C,L, (T) |  |  |
| $0 C 96$ c491 | MOV | H,C,L,(T) |  |  |
| $0 C 97$ C391 | MOV | 3,Colio (T) |  |  |
| $0 C 98$ C291 | MOV | 2,C,L,(T) |  |  |
| $0 \mathrm{C99}$ C101 | mov | li(T) | MOVE SIGN TO |  |
|  | ********* |  |  |  |
|  | $\begin{aligned} & \text { * Boxf } \\ & \text { ******* } \end{aligned}$ | THIS SECTION IS COMMON TO OPCOOES 40 mTHE CONDITION FLAGS HAVE BEEN SET |  |  |
|  |  |  |  |  |
|  | ********* BY A TEST FOR ZERO |  |  |  |
|  | ********* | THE $T$ RE | GISTER CONTAINS THE SIGN |  |
|  | ********* |  | THE REGISTER BEING TESTED |  |
|  | ********* |  |  |  |
| OC9A 1040 | JH SPF |  |  |  |
| OC9B B720 | CPY | 7,1 | PUT SIGN OF REG. IN PT |  |
| OC9C 119E | LT | JAX |  |  |
|  | ********* |  |  |  |
|  | * BOXEI |  |  |  |
|  | ********* |  |  |  |
| OC90 8C20 | ADD* | 12,7,(K) | MULTIPLE WAY BRANCH ON F | F FIEL |
| OC9E 14AA | JAXE JP | JJ | JUMP NEGATIVE |  |
| OC9F 14B4 | JP | Jo | JUMP ZERO |  |
| OCAO \&4AF | JP | JK | JUMP POSITIVE |  |

PAGE 263


PAGE 264

|  |  | ********* |  |  | MULTIPLY PI2 BY 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCBA | FCOO | JP | SFL | 12 |  |  |
| OCBB | 1180 |  | L' | JMP |  |  |
|  |  | ********* |  |  |  |  |
|  |  | * B | * | MULTIPLE | WAY BRANCH ON | F FIELD |
|  |  | ********* |  |  |  |  |
| OEBE | 8 e ¢ |  | ADD* | 12.7.(F) |  |  |
| OCBD | 1404 | JMP | JP | JR | JUMP |  |
| OCBE | 1000 |  | NOP |  |  |  |
| OCBF | 14DC |  | JP | J\$ | JSJ |  |
| OCCO | 1000 |  | NOP |  |  |  |
| OCC 1 | 1080 |  | SSF |  |  |  |
| OCC2 | 14 EL |  | JP | JU | JOV |  |
| OCC3 | 1080 |  | SSF |  | JNOV |  |
| 0 CC 4 | 14 EL |  | JP | JU |  |  |
|  |  | ********* |  |  |  |  |
|  |  | $\underset{* * * * * * * * *}{*}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & O C C 5 \\ & \text { OCC6 } \end{aligned}$ | 1140 |  | LT | X1401 | J6 |  |
|  | 1400 |  | jp | JBB |  |  |
|  |  | ********* |  |  |  |  |
|  |  | - BOXEW |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| OCC7 | 1120 |  | LT | X1201 | JE |  |
| OCC8 | 1400 |  | JP | JBB |  |  |
|  |  | ********* |  |  |  |  |
|  |  | - BOXEX |  |  |  |  |
|  |  | ******** |  |  |  |  |
| $\begin{aligned} & O C C A \\ & \text { OCCA } \end{aligned}$ | 1110 |  | $6 T$ | X1801 | JG |  |
|  | 1400 |  | JP | JBE |  |  |
|  |  | ********* |  |  |  |  |
|  |  | - BoxEy |  |  |  |  |
|  |  | ********* |  |  |  |  |
| $\begin{aligned} & O C C B \\ & \text { OCCC } \end{aligned}$ | 1130 |  | 6 | X1301 | JGE |  |
|  | 1400 |  | JP | JBB |  |  |
|  |  | ********* |  |  |  |  |
|  |  | * BOXEZ |  |  |  |  |
|  |  | ********* |  |  |  |  |
| OCCD | 1150 |  | LT | $\times 1501$ | JNE |  |
| OCCE | 1400 |  | jp | JBB |  |  |
|  |  | ********* |  |  |  |  |
|  |  | - BOXEAA* |  |  |  |  |
|  |  | *** | *** |  |  |  |
| OCCF | 1160 |  | LT | $\times 1601$ | JLE |  |
|  |  | ********* |  |  |  |  |
|  |  | - 80x¢日B* |  |  |  |  |
|  |  | ********* |  |  |  |  |
| OCDO | 1080 | JBB | SSF |  |  |  |

PAGE 265


OCE9 SCO2 OCEA 1404 OCEB OTE」

OCEC 1040
OCED SCOZ
OCEE OTEI
OCEF 14D4

|  | TN | $12, \times 1021$ |  |
| :---: | :---: | :---: | :---: |
|  | JP | JR | Jov Jump |
|  | JE | FETCH | JNOV - RETURN |
| ***** | ** |  |  |
| * BOX | F* |  |  |
| ***** | ** |  |  |
| JFF- | SPF |  |  |
|  | TN | 12.81021 |  |
|  | JE | FETCM | JOV RETURN |
|  | jp | JR | JNOV R RETURN |

OCFO 5COI
OCFI 14F4

OCF2 1180
OCF3 D820

OCFA 6CFE OCFS 1517

OCF 6 GCF OCFT 14FA OCF 8 60C9 OCF9 150A

OCFA C8O\&

OCFB 4001

OCFC 1080

OCFD B120
OCFE 0873
OCFF 1040
0000 6901


PAGE 268


PAGE 269

| OD19 | $\begin{aligned} & 60 C 9 \\ & 1558 \end{aligned}$ |  | CP | 13.1091 | INDEXECOMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ODIA |  |  | JP | ER |  |
|  |  | **** | *** |  |  |
|  |  | * BOX |  |  |  |
|  |  | **** | ** |  |  |
| OD1B | 1080 |  | 3SF |  | XeCOMMANO |
|  |  | **** | *** |  |  |
|  |  | * BOX | * |  |  |
|  |  | **** | ** |  |  |
| ODIC | C101 | ET | MOV | $10(7)$ | MOVE SIGN TO T |
|  |  | **** | *** |  |  |
|  |  | - Box | - |  |  |
|  |  | **** | *** |  |  |
| OD10 | 1040 | EU | SPF |  |  |
| ODIE | 0830 |  | XOR | 8,T, 6 | TEST SIGNS, SET COFLAGS |
| 001F | CAO: |  | MOV | $10,(7)$ |  |
|  |  | **** | *** |  |  |
|  |  | - BOX | XE* |  |  |
|  |  | **** | *** |  |  |
| 0020 | 1600 |  | LU | $\times 1001$ | ASSUME SIGNS SAME=SET UP ADD |
|  |  | **** | *** |  |  |
|  |  | $\begin{aligned} & * B C \\ & * * * * \end{aligned}$ | *** |  |  |
| 0021 | 5004 |  | TN | $0, \times 1041$ | TEST SIGNS |
|  |  | **** | *** |  |  |
|  |  | - 80x | W |  |  |
|  |  | **** | ** |  |  |
| 0022 | 1610 |  | LU | $\times 1101$ | SIGNS NOT SAMEESET UP SUBTRAC |
|  |  | **** | *** |  |  |
|  |  | - BOX | - |  |  |
|  |  | **** | ** |  |  |
| $\begin{aligned} & 0023 \\ & 0024 \end{aligned}$ | $\begin{aligned} & 60 C F \\ & 1528 \end{aligned}$ |  | CP | 13, XICFI |  |
|  |  |  | Jp | EEE | A COMMAND |
|  |  | **** | *** |  |  |
|  |  | - BOX | AA* |  |  |
|  |  | **** | ** |  |  |
| 0025 0026 0027 | $\begin{aligned} & 60 C 9 \\ & 1550 \\ & 1080 \end{aligned}$ |  | CP | $\begin{aligned} & 13, \times 1691 \\ & E B 8 \end{aligned}$ |  |
|  |  |  | JP |  | INDEXECOMMAND XECOMMAND |
|  |  |  | SSF |  |  |
|  |  | **** | *** |  |  |
|  |  | - BOX | E* |  |  |
|  |  | **** | *** |  |  |
| 0028 0029 OD2A | $\begin{aligned} & 8627 \\ & 1040 \\ & 6901 \end{aligned}$ | EEE | ADD | $6, T,(S)$ | ADD OR SUBTRACTEDEPENDING ON |
|  |  |  | SPF |  |  |
|  |  |  | MOV | 9, (T) |  |
|  |  | **** | *** |  |  |
|  |  | - BOX | F* |  |  |
|  |  | **** | ** |  |  |

PAGE 270


PAGE $27!$

| 0048 | 1556 | $\begin{aligned} & * * * 1 \\ & \star B C \\ & * * * \end{aligned}$ | *** | INDEXECOMMAND |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0049 | 1080 | EPP | SSF |  |  |
| 004A | 0960 |  | XOR | 9, i, F |  |
| 004B | Da60 |  | XOR | $10, T, F$ |  |
| 0045 | BA40 |  | INC | $10^{\circ}$ |  |
| 0040 | 8980 |  | ADD | 9,1 |  |
| ODAE | 1180 |  | LT | $\times 1801$ |  |
| 004F | 0820 |  | XOR | 8.1 | FLIP SIGN |
| 0050 | 1556 |  | Jo | EQO |  |
|  |  | ********* | $\underset{\star * * * * * * * *}{*}$ | TEST FOR | OVERFLOW |
| 0051 | 5 CO | ELL | TN | $12, \times 1011$ | LINK = 1 = = OVERFLOW |
| 0052 | 1556 |  | JP | EQQ | NO OVERFLOW |
| 0053 | 1080 | OVER | SSF |  | OVERFLOW HAS OCCURED |
| 0054 | 1180 |  | $L$ | $\times 1801$ | P KE= OVERFLOW BIT |
| OD55 | c720 |  | LOR | 7, 7 | SET OVERFLOW |
|  |  | **** * BOX *** | *** |  |  |
| $\begin{aligned} & 0056 \\ & 0 D 57 \end{aligned}$ | 1600 | EQQ | bu | $\times 1001$ |  |
|  | O7E1 |  | JE | FETCH |  |
|  |  | ********* |  |  |  |
|  |  | $\underset{* * * * * * * *}{\text { BOXER }}$ |  | INDEXECOMMAND |  |
| 0058 | 06C4 | ER | JE | PAGE | GO PAGE IN INDEXEREGISTER |
| 0059 | 1080 |  | SSF |  |  |
| 005A | C801 |  | MOV | 8,(T) | MOVE SIGN TO |
| 005B | 1510 |  | Jp | EU |  |
|  |  | ********* <br> * BOXEB日 <br> ********* |  | INDEXECOMMAND * INC OT DEC |  |
| ODSC | 1080 | EBB | SSF |  |  |
| ODSD | 8427 |  | 100 | 10,1,(S) | ADD OR SUBTRACTEDEPENDING |
| ODSE | 1040 |  | SPF |  |  |
| ODSF | c901 |  | MOV | 9, (1) |  |
| OD60 | 1080 |  | SSF |  |  |
| 0061 | 8987 |  | ADD | 9,T,C,L, | S) ADD OR SUB DEPENDING ON |
| 0062 | 1040 |  | SPF |  |  |
| 0D63 | 1531 |  | JP | EII |  |


| 0064 | 1080 | COMP SSF |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0065 | 118 F | LT | X18Fi |  |
| 0D66 | E720 | AND | 7, ${ }^{\text {¢ }}$ |  |
| 0067 | BDOO | 20F | 13 | S13 2ERO TEST FILE |
| 0068 | 1040 | SPF |  |  |
| 0069 | 085F | Je | $L, R$ | SEPERATE (LIR) |
|  |  | ********* |  |  |
|  |  | * Boxfb |  |  |
|  |  | ********* |  |  |
| $\begin{aligned} & 006 A \\ & 0068 \end{aligned}$ | $\begin{aligned} & 60 C 7 \\ & 1577 \end{aligned}$ | CP | 13.xic7 |  |
|  |  | JP | CO | A COMMAND |
|  |  | ********* |  |  |
|  |  | - Boxec |  |  |
|  |  | ********* |  |  |
| $\begin{aligned} & 0 D 6 C \\ & 0 D 60 \end{aligned}$ | $\begin{aligned} & 60 C 1 \\ & 1571 \end{aligned}$ | CP | $13, \times 1611$ |  |
|  |  | JP | CE | INDEXfCOMMAND |
|  |  | ********* |  |  |
|  |  | * B0XEF* | XECOMMAND |  |
|  |  | ********* |  |  |
| OD6E $006 F$ 0070 | $\begin{aligned} & 1080 \\ & C 101 \\ & 1575 \end{aligned}$ | SSF |  |  |
|  |  | MOV | 1,(7) |  |
|  |  | Jp | CG |  |
|  |  | ********* |  |  |
|  |  | - Boxe ${ }^{\text {c }}$ |  |  |
|  |  | ********* |  |  |
| 0071 <br> 0072 <br> 0073 <br> 0074 | $\begin{aligned} & 06 C 4 \\ & 1080 \\ & C 801 \\ & 8000 \end{aligned}$ | CE JE | Page | GO PAGE IN INDEXfREGISTER |
|  |  | SSF |  |  |
|  |  | mov | 8,(T) |  |
|  |  | $20 \%$ | 13 |  |
|  |  | ********* |  |  |
|  |  | - BOXEG |  |  |
|  |  | ********* |  |  |
| $\begin{aligned} & 0075 \\ & 0076 \end{aligned}$ | $\begin{aligned} & 1040 \\ & 1578 \end{aligned}$ | CG SPF |  |  |
|  |  | JP | CH |  |
|  |  | ********* |  |  |
|  |  | * BOXfD * |  |  |
|  |  | ********* |  |  |

PAGE 273


OD8F 8B49 0090 B826

0091 60C7 00921595 0093 60C1 00941549

0095 A000
00964007
00971080
0098 903F
0099 \$59E

OD9A A000

0098 4007

009 C 1080

OD9D 90BF
OD9E 1080
OD9F CD20
ODAO 1040
ODA\& 37F

ODAZ 57FF
ODA3 1503

ODA4 9A43
ODA5 9982
ODA6 38FF

INC 11,(T)
CPY 8.T.(U)

* BOXfT
*********
CP 13.X1C71
sper CUI A COMMAND
CP $\quad$ SB,XICII
JP CBB INDEX
*********
* BOXfUl*
*********
CUl RMF 0
PZ 13, X1071
SSF
SBT* O.T.C.(S)
JP CY
* Boxev *
*********

| CV | $V$ RMF | 0 |
| :---: | :---: | :---: |
| ********* |  |  |
| - BOXEW |  |  |
| ********* |  |  |
|  | 12 | 13.81071 |
| ********* |  |  |
| - Box£ ${ }^{\text {ck* }}$ |  |  |
|  |  |  |

SSF
*********

- BOXEY
*********
SBT由 O,T,L,C,(S)
CY SSF
LOR 13.7
SPF
AF
7,XIFFI DECREMENTEPT
* BOXEZ
*********
IN 7,XIFFI
JP CJJ P7IS ZERO
* BOXEAA若 PT IS NONEZERO
*********
DEC 10,(N)
SBT 9,L,(M)
AF. 8,XIFFI DECREMENTEU \& PB

PAGE 275

| $\begin{aligned} & \text { ODA } 7 \\ & \text { ODAB } \end{aligned}$ | $\begin{aligned} & C 806 \\ & 159 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & \text { MOV } \\ & \text { JP } \end{aligned}$ | $\begin{aligned} & 8,(U) \\ & C V \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ********* |  |  |  |
|  |  | $\begin{aligned} & \text { * BoxfBE* } \\ & \star \star \star * * * * * * \end{aligned}$ |  |  |  |
|  |  |  |  |  |  |
| ODA9 | 3804 | CBB | AF | $8 . \times 1041$ |  |
| ODAA | 6BFC |  | CP | 11, XIFC1 |  |
| OOAAB $=$ | 1505 |  | SP | CGI-1 |  |
| ODAC | 3 BFD |  | AF | 11, X1F01 | SUBTRACTE3 |
| ODAD | C806 |  | MOV | $8,(U)$ |  |
| ODAE | BC10 |  | 20F | 12, 6 |  |
|  |  | ********* |  |  |  |
|  |  | * 80xaci |  |  |  |
|  |  | ********* |  |  |  |
| ODAF AOOO |  |  | RMF | 0 |  |
| ODBO | 1080 |  | SSF |  |  |
| ODB1 | 903F |  | SBT* | O,T,C,(S) |  |
| ODB2 | 15B8 |  |  | CHH |  |
|  |  | ********* |  |  |  |
|  |  | ********* |  |  |  |
|  |  | $\underset{* * * * * * * *}{~ B O X E C C}$ |  |  |  |
|  |  |  |  |  |  |
| $\begin{aligned} & \text { ODB3 } \\ & \text { ODB4 } \end{aligned}$ | 5BFF | CCC TN 11.XIFFI |  |  |  |
|  | 15c8 |  | JP | CGG |  |
|  |  | ********* |  |  |  |
|  |  | * BOXEFF* |  |  |  |
|  |  | ********* |  |  |  |
| $\begin{aligned} & \text { ODB5 } \\ & \text { ODB6 } \end{aligned}$ | A000 |  | RMF | 0 |  |
|  | 1080 |  | SSF |  |  |
|  |  | ********* |  |  |  |
|  |  | * BOXEHH* |  |  |  |
|  |  | ********* |  |  |  |
| ODE 7 | 908F |  | SB7* | O,T,L,C,(S) |  |
| ODB8 | CD2O | CHH | LOR | 13,T |  |
| ODB9 | 1040 |  | SPF |  |  |
| ODBA | 37FF |  | AF | 7.XIFFI | DECREMENTEPT BY 1 |
| ODBB | 3BFF |  | AF | $11, X 1 F F 1$ | DECREMENTEPII BY 1 |
| ODBC | 9143 |  | DEC | $10,(N)$ |  |
| ODBD | 9982 |  | SB ${ }^{\text {P }}$ | 9,6,(M) |  |
|  |  | ********* |  |  |  |
|  |  | * BOXEDD* |  |  |  |
|  |  |  |  |  |  |  |  |
| ODBEODBF | 38FF |  | AF | $8, X 1 F F 1$ |  |
|  | C806 |  | MOV | 8, (U) |  |
|  |  | ********* |  |  |  |
|  |  | * Boxfe |  |  |  |
|  |  | **** | *** |  |  |
| ODCO | 57FF |  | TN | 7,XIFFi |  |

PAGE 276


PAGE 277


## PAGE 278

ODFO 0000
VII. CONCLUSIONS

As with most projects of any size, several conclusions can be drawn by looking back at the effort as a whole. The conclusions drawn here deal not only with the development of the project but offer some evaluation of the Microdata 1600/30 and the MIX 1009 computers.

Regarding the Microdata $1600 / 30$ as a tool for emulation, the following points can be made concerning the relation between the 1600/30 and the target machine:

1. Unless the target machine has an 8 bit byte, emulation will not be efficient. This results from problems with byte allignment as well as difficulities implementing arithmetic operations on the Microdata's 8 bit ALU.
2. Unless the word size of the target machine equals $2^{\mathrm{N}}$ Microdata bytes, $\mathrm{N}=1,2,3, \ldots$, word boundary control will not be efficient.
3. Unless

$$
\mathrm{N} * \mathrm{M}+2 * \mathrm{P}<30
$$

where $\mathrm{N}=$ number of Microdata bytes per target machine word, $\mathrm{M}=$ number of full word registers in the target machine,

$$
P=\text { number of address registers, (i.e. }
$$ index registers),

emulation must necessarily involve register paging.

Regarding the MIX 1009 computer as a target machine which is to be emulated, four conclusions can be drawn.

1. The five byte word implies a degree of firmware inefficiency when the host machine is a binary computer.
2. The requirement that a byte assume 64 to 100 states is restrictive in view of many present architectures. This restriction, if followed, forces the use of a 6 bit byte on all implementations using a binary host machine.
3. The character code adheres to no standard.
4. Sign plus magnitude is a somewhat obsolete architecture but results in no major firmware problems.

Regarding the development ot the project as a whole the following points are presented:

1. Initially, Knuth's architecture was considered inviolable and many of the early firmware coding problems were due to strict adherence to Knuth's design.
2. With the passing of time and with increasing experience in the cost of implementing all parts of Knuth's design, his architecture
was considered less and less inviolable.
3. The resulting MIX computer, with 8 bit bytes and ASCII code is not only easier to emulate but represents an instructional computer whose architecture is more compatable with commercially available machines.
(1) MIX, publication number AL 1/73 03808, Addison-Wesley Series in Computer Science and Information Processing, 1970.
(2) Microdata, Computer Reference Manual, Microdata 1600/30, publication number RM 20001630-1, Microdata Corporation, 1973.
(3) Microdata, Micro 1600 Computer Reference Manual, publication number 71-1-1600-001, Microdata Corporation, 1971.
(4) Microprogramming Handbook, Second Edition, Microdata Corporation, 1972.
(5) Knuth, D.E., Fundamental Algorithms Vol. 1, The art of Computer Programming, (Varga, R.S. and Harrison, M.A., eds.), pp. 120-153, Reading, Mass., 1969.
(6) Richards, R.K., Digital Design, (Richard, R.K. ed.), pp. 341-368, New York, N.Y., 1971.
(7) King, W. and Dennis, T.D., "A Paging System for the Control Memory in a Minicomputer System", COMPCON 75, Tenth IEEE Computer Society International Conference, San Francisco, California, Feb. 25-27, 1975.
