A MICROPROGRAMMED MIX 1009

. .

EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

A Thesis

Presented to

the Faculty of the Department of Computer Science University of Houston

> In Partial Fulfillment of the Requirements for the Degree Master of Science

> > by T. Don Dennis

August, 1975

A MICROPROGRAMMED MIX 1009

.

EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

A Thesis

Presented to

the Faculty of the Department of Computer Science University of Houston

In Partial Fulfillment of the Requirements for the Degree Master of Science

> by T. Don Dennis

------ .

August, 1975

.

ABSTRACT

The design and implementation of a MIX 1009 emulator for the Microdata 1600/30 are presented. Major design alternatives such as allocation of file registers, allocation of main memory, selection of byte sizes and codes are presented in detail.

Insights from false starts are treated as valuable experiences. The evolution of the system involved one major false start as well as many minor ones. The major false start is discussed in an entire chapter and the minor ones are discussed throughout.

Major firmware logic problems are also discussed in detail. The final system is presented through discussion, a users manual, system flowcharts and listing of the microcode.

TABLE OF CONTENTS

CHAPTE	R	PAGE
I.	INTRODUCTION	1
II.	THE FIRST ATTEMPT	25
III.	THE SECOND ATTEMPT	51
IV.	USER'S GUIDE	103
v.	FLOWCHARTS	124
VI.	MICROPROGRAM LISTINGS	184
VII.	CONCLUSION	279
	REFERENCES	282

I. INTRODUCTION

Computer Science educators often discuss which computers should be studied in introductory classes involving machinelevel programming. Although there is no unanimous agreement, many feel that the computer itself is of no importance so long as it provides a typical example of "machine language". Donald Knuth has noted the following:

> "There has been some feeling that it is advantageous to have a 'machine-independent machine' which does not change from year to year, and which does not have too many idosyncrasies that tend to waste classroom time." (1)

Knuth calls his machine MIX. MIX is designed to be a computer "which is very much like nearly every computer now in existence (except that it is, perhaps nicer). The language of MIX has been designed to be powerful enough to allow brief programs to be written for most algorithms, yet simple enough so that its operations are easily learned." (1)

The justification for MIX then, is that it satisfies the need for a generalized machine and language to be used as a teaching aid in introductory programming classes.

The step following the design of the computer, is the implementation of the machine. Students can then test their programs and gain a deeper understanding of the problems of computing. There are at present 3 methods for realizing any machine design:

- 1. Build the computer.
- Emulate the computer by means of firmware.
- Simulate the computer via a software package.

Since MIX is meant to be a teaching tool to be used in an educational environment, a hardware implementation would be difficult to justify in terms of the time and money required to achieve such a computer. Most educational environments have large scale and small scale computer systems readily available for program development, thus either method 2 or method 3 seem to be the proper direction to proceed.

Implementation of MIX via software, either on a large scale computer or a mini-computer, is feasible. This approach has several advantages and disadvantages. If the simulation were done on a large scale system, then the simulator as well as the MIX assembler might be written in a high level language, thus making program development easier. There would be no problem simulating all of MIX memory and the closed shop practices imposed on most large systems might produce faster turn around. However, the simulator would be slow since it must first assemble the MIX assembly language into MIX machine code, and then execute the MIX machine code. The execution of each MIX machine instruction entails the execution of many host machine instructions, the inefficiency of simulation somewhat offsets its advantages, particularly on a large computer, since expensive system resources are tied up for relatively long periods of time while MIX programs are running. The advantages of simulating in a closed shop are also diminished since students are not allowed to touch the machine. Sometimes this fosters the "Big Black Box" concept of computing.

The "Big Black Box" problem is solved by simulating on a mini-computer. Most small computers are batch systems, but many are console-mode or hands-on systems, i.e. the students must operate the machine themselves. Small machines may be easily dedicated to simulating MIX since resources are less expensive. Nevertheless, there are problems. Hands-on operation does improve the students concept of the computer, but through-put is demolished since each student must learn to operate the machine by trial and error. Simulating MIX and its 4K word (31 bit) memory is at least troublesome since most mini-computers have limited main This implies that programming would of necessity be memory. done in assembly language to conserve as much memory as possible. However, assembly language programming of a large program is much harder than coding the same problem in a high level language. Here the simulator would be slower than on a large scale machine since mini-computers usually have longer execution times per instruction than large machines.

Despite these disadvantages MIXAL simulators have been written and used successfully.

The second method seems to be more advantageous if the computer is microprogrammable. There are two main problems in this approach. As noted earlier, program development is most easily accomplished in a high level language. Assembly language programming affords some savings in program size, but requires more effort on the part of the programmer. Microprogramming however, is the worst case with respect to The code is tedious to write and difprogram development. ficult to debug. The microprogrammer must work at the control signal level, armed with a very limited instruction set. If the microprogramming system uses a fixed read-onlymemory (ROM), a software simulator must be available for In this case, implementation may be costly development. since a new ROM must be built for the new MIXAL emulator once it is debugged. However, if the mini-computer has an alterable control memory (ACM) the problems of implementation are lessened considerably.

It should be noted that by working on a small machine all the advantages of a mini-computer are retained. By emulating on a small system instead of simulating, many of the problems formerly discussed are resolved. The difficulty concerning the limited memory of mini-computers is eased by emulation since the microprogram resides in control


memory leaving the main memory completely free. Thus MIX's 4K words of memory might be emulated if the mini-computer has at least that much main memory. The problem of execution time (per MIX instruction) is also solved since the microcoded MIX instructions will run much faster than MIX macrocoded MIX instructions. Aside from solving these problems, emulation results in possibilities not even considered when simulating. Once implemented, the user has a MIX com-The machine is as much a MIX 1009 computer as any puter. of the originally announced IBM system 360 computers are IBM system 360 computers. The hardware of the different models of the 360 are in no way alike. They are all microprogrammed, except for the model 70, to execute the same machine language. Once the firmware is coded the natural language of the host machine is MIXAL so the MIX assembler can be written in MIXAL, the loader can be written in MIXAL, in fact a whole operating system can now be written in MIXAL with none of the system degradation that would result if implementation was by simulation.

This thesis reports the emulation of the MIX 1009 machine by a Microdata 1600/30. The discussion which follows covers the high points of both machines. If more detailed information is required, see references (1) and (5), for MIX and (3) for the Microdata.

MIX was designed with the "peculiar property.... that it is both binary and decimal at the same time. The programmer does not actually know whether he is programming a machine with base 2 or base 10 arithmetic." (1) This was accomplished by not specifying the amount of information which can be contained in a single byte. The only specifications given is that each byte should be capable of holding at least sixty-four values, and at most 100 values. As long as programs are written "so that no more than sixty-four values are ever assumed for a byte ... An algorithm in MIX should work properly regardless of how big a byte is..." (1) Figure 1.1 presents an overview of the major components of the MIX 1009 computer.

MIX memory consist of 4000 words of storage. Each MIX word is composed of five bytes and a sign, the sign has only two values + or -. Values are stored in sign plus magnitude format instead of the one's complement or two's complement usually found in binary machines or the nine's or ten's complement used on decimal machines.

The 1009 computer has nine registers that are available to the user. The accumulator, (A-register), is a five byte plus sign register used to perform the basic arithmetic operations, add, subtract, multiply, and divide, as well as data manipulation. The X-register is the right hand extension of the A-register and it is also five bytes plus sign. It is used in the multiply and divide instructions in



. .

(1)

connection with the A-register to hold the ten byte product or dividend. It is also used in shift commands when ten bytes are to be shifted at once. The X-register can, however, be used separately as a limited accumulator.

Il, I2, I3, I4, I5, and I6 are six index registers. They are used in address modification and in counting. Each index register is two bytes plus sign. The J-register, Jump address register, was designed to provide support for subroutine linkage. It is also a two byte plus sign register and is loaded automatically with the contents of the instruction counter immediately prior to the execution of any Jump instruction, except a JSJ, Jump and Save J instruction.

In addition to these nine registers MIX has an overflow toggle, which is either set or reset, and a comparison indicator which may assume one of three states, representing less, equal, and greater.

MIX was designed to accomodate twenty I/O devices. Units 0-7 are dedicated to magnetic tape, units 8-15 to disks and drums, unit 16 to the card reader, unit 17 to the card punch, unit 18 to the line printer, and unit 19 is reserved for typewriter and a paper tape station.

Most instructions in MIX allow partial fields of words to be selected as the instruction operand. Each word can be broken into six fields as follows:

0	1	2	3.	4	5
sign	byte	byte	byte	byte	byte

The particular field or fields which the programmer wishes to use is then encoded in a field specification. Any specification is legal so long as it addresses contiguous fields of the operand. The notation used to express partial fields is (L:R), where L is the number of the left-most field and R is that of the right-most field being specified. Typical examples of MIX's partial fields are:

> (0:0), the sign only; (0:3), the sign and high order 3 bytes; (0:5), the entire word; (1:5), the whole word except for the sign; (2:2), the second byte; (4:5), the low order 2 bytes.

There are 21 allowable specifications in all, they are:

(0:0)					
(0:1)	(1:1)				
(0:2)	(1:2)	(2:2)			•
(0:3)	(1:3)	(2:3)	(3:3)		
(0:4)	(1:4)	(2:4)	(3:4)	(4:4)	
(0:5)	(1:5)	(2:5)	(3:5)	(4:5)	(5:5)

Computer instructions are formated in MIX as follows:

0 1 2 3 4 5 S A A I F C

The first three fields, (0:2), of the word form the operand address, the I-field following the address field is used for operand address modification via indexing. If I is zero, no modification occurs and the value in fields (0:2) is the effective memory address of the operand. If I is non-zero it should have a value, i, between 1 and 6. The effective operand address, M, is computed to be the algebraic sum of Index register Ii plus + AA. The effective address is formed this way on all MIX instructions. It should be noted that in most cases $0 \le M \le 3999$, since MIX has 4000 memory locations. However, in some instances M may be outside this range, and indeed be negative. For example, the ENTA instruction, (Enter A), causes the accumulator to be loaded with the value of M.

The right-most two bytes of each instruction explicitly state what operation is to be carried out. The C-field denotes the operation code, while the F-field modifies this opcode. In most cases the F-field contains the partial field designation (L:R) which is encoded as 8L + R. However, the F field has other uses. For example in the Move instruction, F specifies the number of words to transfer. In input-output operators, F is the unit number of the selected device. The F-field is also used as a secondary operation code, which further defines the operation to be performed. Consider opcode 48:

C=48, F=0 is the increment A command, while C=48, F=1 is the decrement A command.

The following chart, figure 1.2 is a brief description of the MIX instruction set.

The Microdata 1600/30 used to emulate MIX has 32K bytes of main memory. This magnetic core memory has a one microsecond cycle time, is byte addressable, with 8-bit bytes. There are 2K bytes (16 bit/bytes) of semiconductor control memory which have a 200 nanosecond cycle time. I/O devices include Figure 1.2

General	form:
С	T
Descrip	tion
OP (F)

:

C = operation code, (5:5) field of instruction F = op variant, (4:4) field of instruction M = address of instruction after indexing V = F(M) = contents of F field of location M OP = symbolic name for operation (F) = standard F setting

t = execution time; T = interlock time

rA = register A	[*]: JL(4)		[+]: N(O)
rX = register X	JE(5)	=	Z(1)
·rAX = registers AX as one	JG(6)		P(2)
rIi = index reg. i, 1≤ i≤6	JGE(7)	, =	NN(3)
rJ = register J	JNE(8)	=	NZ(4)
CI = comparison indicator	JLE(9)	=	NP(5)

Figure 1.2 Cont.

.

.

r

00	1	01	2	02	2	03	10
No Oper	ation	rA r	A + V	rA	rA – V	rAX rA	XV
NOP (0)	ADD (0:5)	SUB	(0:5)	MUL(C):5)
08	2	09	2	10	2	11	2
rA	v	rIl	v	rI2	v	rI3	v
LDA(0:	5)	LD1 (0	:5)	LD2(0	:5)	LD3(0:	5)
16	2	17	2	18	2	19	2
rA	- V	rIl ·	- V	rI2	- V	rI3	- V
LDAN (0:5)	LD1N(0	:5)	LD2N (0:5)	LD3N (0:	5)
24	2	25	2	26	2	27	2
F (M)	rA	F (M)	rIl	F (M) rI2	F (M)	rI3
STA(0:5)	ST1	(0:5)	ST	2(0:5)	ST3 (0):5)
32	2	33	2	34	1	35	1 + '
F (M)	rJ	F (M)	0	Unit F	Busy?	Control	, Unit
STJ (0	:2)	STZ(0:5)		JBUS (0)		r IOC (0)	
40	1	41	1	42	1	43	1
rA:0,	jump	rI1:0	,jump	rI2:0	,jump	rI3:0,	jump
JA[+]	J1[+]	J2[+]		J3[+]	
48	1	49	1	50	. 1	51	1
rA [r INCA(O) ENTA(2)	A]?+M DECA(1) ENNA(3)	-	rI1]?+M DEC1(1) ENN1(3)	INC2(0)	rI2 <u>}?+</u> M) DEC2(1) ENN2(3)	INC3(0)	c13]?+ DEC(1) ENN(3)
56	2	57	2	58	2	59	2
rA(F):	V CI	rI1(F)	:V CI	rI2(F)	:V CI	rI3(F)	V CI
CMPA	(0:5)	CMP1(0•5)	CMP2(0.5)	CMP3(). F)

•

Figure 1.2 Cont.

.

<u>}</u>					
04 12	05 1	06 2	07 1+ 2F		
rA rAX/V rX remainder DIV(0:5)		Shift M bytes SLA(O) SRA(1) SLAX(2) SRAX(3) SLC(4) SRC(5)	from M to rIl		
12 2	13 2	14 2	15 2		
rI4 V	r15 V	rI6 V	rX V		
LD4(0:5)	LD5(0:5)	LD6(0:5)	LDX(0:5)		
20 2	21 2	22 2	23 2		
rI4 - V	r15 - V	rI6 - V	r X – V		
LD4N(0:5)	LD5N(0:5)	LD6N(0:5)	LDXN(0:5)		
28 2	29 2	30 2	31 2		
F(M) rI4	F(M) r15	F(M) rI6	F(M) rX		
ST4(0:5)	ST5(0:5)	ST6(0:5)	STX(0:5)		
36 1+T	37 1	38 1	39 1		
Input, unit F	Output, unit F	Unit F ready?	JMP(0) JSJ(1)		
IN(O)	OUT (0)	JRED (0)	JOV(2) JNOV(3) also [*] above		
44 1	45 1	46 1	47 1		
rI4:0,jump	rI5:0,jump	rI6:0,jump	rX:0,jump		
J4[+]	J5[+]	J6[+]	J7[+]		
52 1	53 1	54 1	55 1		
rI4 [rI4]?+M INC4(0)DEC4(1) ENT4(2)ENNA(3)	$INC5(0)DEC5(\overline{1})$	rI6 [rI6]?+M INC6(0)DEC(1) ENT6(2)ENN6(3)	INCX(0)DECX(1)		
60 2	61 2	62 2	63 2		
rI4(F):V CI	r15(F):V CI	rI6(F):V CI	rX(F):V CI		
CMP4(0:5)	CMP5(0:5)	CMP6(0:5)	CMPX(0:5)		

:

• •

(1)

.

.

.

.

.


a 500 LPM line printer, a 300 CPM card reader, a magnetic tape unit, two disk drives, a teletype writer, and a paper tape station.

The 1600/30's control memory continuously executes stored microcommands to time and regulate all control and data operations required by the MIX computer. "Using application programming at the micro level, the Micro 1600 can be used directly as a hardwired controller. When the 1600 emulates the operation of a general purpose computer which executes software instructions stored in core memory, macro-instructions are fetched and interpreted by the microprogram with corresponding operations carried out by execution of microprogrammed routines in the control memory." (4)

Eight-bit data paths and eight-bit registers are incorporated in the Microdata. A 16-bit micro-instruction is executed every 200 nanoseconds from control memory. Figure 1.3 provides a block diagram of the Microdata 1600/30 at the register level.

Registers

The T-register is one of the main input operands to the eight-bit Arithmetic/Logic Unit (ALU). The T-register is also used in input-output operations and in memory read and memory write operations as a buffer register. Operate type microcommands require the T-register be selected in one of four forms, the mnemonics for these four forms are 0, T, F,



. .

(3)

and F, T. If O is coded then the selected operand transfered to the B-bus will be zero. The mnemonic T indicates the true value of the T-register transfered. F selects the complement of the T-register. Coding both F,T causes the B-bus to be all ones.

The MD register, Memory Data register, is an 8-bit buffer used to hold data being written out to the main memory. It receives input automatically from the T-register 350 nanoseconds after the initiation of a memory write. The MD register is not directly available to the programmer but was designed to free the T-register faster than would be possible otherwise.

The M and N registers, both 8-bits long, hold the 16bit memory address used in memory read and memory write operations. M holds the 8 most significant bits; N holds the eight least significant bits.

Input-output control signals are regulated, under program control, by the 3-bit IC register. All device controllers are connected to this register via the I/O control bus, allowing device controllers to receive and decode signals from the IC register. Settings of 1, 2, or 3 are decoded as output signals and values of 4,5,6, and 7 are input signals. When an input value is in the IC register, the input bus, rather than the T-register is the operand gated to the B-bus. The OD register, Output Data register, was designed with a purpose similar to that of the MD register. The OD register automatically copies the T register whenever the IC register is set non-zero, thus freeing the T register for other purposes.

The R register is the Microdata's microinstruction register. It holds the 16 bit microcommand currently being executed. The R register receives input from control memory over the R-bus.

The eight high-order bits of the next microcommand to be executed may be modified through the use of the U register. When selected by the microcommand, the 8 bit U register is ORed with the control memory output prior to input to the R register. This allows the generation of efficient code since routines which differ by only a few instructions may use common subroutines but with different settings of the U register. For example the following code will add, (opcode 8), the T register to file 1:

> LU X'00' Load U with Zeros ADD 1, T, (S) Or U with opcode, add T to file 1.

By changing the value of U from X'00' to X'90' or X'10' the same add instruction will cause a subtraction since a subtract is opcode 9:

> LU X'90' Load with X'90' ADD 1, T, (S) Or U with opcode, subtract T from file 1.

The L register is the 12-bit microinstruction counter. It addresses the next command to be executed and can provide control over 4K of control memory. This register can be altered by executing a Jump instruction, which loads the operand address, or by selecting the L register as the destination for the output from the ALU.

. .

The L Save register is also a 12-bit register, and it provides for one level microsubroutines. It copies the contents of the L register whenever a Jump Extended instruction is executed. After the subroutine has been performed a return instruction causes the L Save register to be copied back into the L register and processing continues.

The Link register is a 2-bit register which holds the high order carry-out from the Arithmetic/Logic Unit. The Arithmetic Link (AL) bit of the Link register is the bit usually selected. The exception occurs when the output from the ALU is directed to the M and N registers, in this case the Memory Link (ML) bit is used.

All the above registers were designed with a specific function in mind. However, the Microdata 1600/30 also provides two files of general purpose registers. These files, denoted the Primary file and the Secondary file, each contain fifteen 8-bit registers. Only one bank of registers may be addressed at any given time and selection of the Primary or Secondary file is under program control. Input to these registers is from the A-bus and output is through the ALU.

Register O is dedicated to ALU condition flags (bits 0, 1, 2) and internal status bits (3-7) and is common to both banks. Register O is a read only file, and readout does not effect its contents. The 8-bits of register 0 are described below:

> 0----Overflow condition (ALU) 1----Negative condition (ALU) 2----Zero condition (ALU) 3----I/O request flag 4----Internal interrupt flag 5----I/O reply flag 6----Serial TTy 7----External interrupt flag

The remaining "30 general-puropse file registers... are implemented with MS1/LS1 semiconductor devices." (3) In the emulation of MIX these file registers are assigned, in groups, the functions of the A register, X register, Index register, Jump register, Instruction register and the Instruction counter as well as providing free work areas.

It should be noted that the Von Neumann concept of memory is absent in microprogramming. In a Von Neumann machine data and instructions are intermixed in memory, in fact instructions can be manipulated as data during one phase of the program and later executed as an instruction. In any case memory is a general purpose storage device containing both instructions and data. In microprogramming, however, control memory is almost always read-only. Thus temporary storage areas (i.e. data) and programming areas (i.e. instructions) are completely separate. Instructions are confined to an area called control memory, while temporary storage and work areas are located in another, usually very small memory, which is backed up by main memory. In the case of the Microdata this small memory takes the form of these 30 general purpose file registers.

Data Flow:

There are 3 main paths in the Microdata which supply data to the different registers and the ALU. The R-bus provides input to the R register (microinstruction register). Data is gated to the R-bus from three possible sources, control memory, control memory ORed with the U register, and the console panel switches. Only one source may be selected per clock pulse. The B-bus, the second operand to the ALU, is supplied data form either the T register, in true or complemented form, the Input-bus, or the R register. The R register is selected when a literal is gated to the B-bus. The A-bus is the main data bus in the Microdata. It receives input from the ALU primarily, but the internal status or console may also be selected. The data on the A-bus can be transfered to any file register and simultaneously to the L register, U register, T register, M register, or N register.

The Arithmetic/Logic Unit (ALU), an 8-bit unit, is the center of data manipulation in the 1600/30. Its operations include addition, subtraction, and or Exclusive-OR, shifting, and data transfer. The selected file register and the Bbus provide the operands for the ALU and output is placed on the A-bus, which is a common source of input to most registers.

. .

Instruction Repertoire:

The microdata's microcommand repertoire consist of 65 instructions. Each instruction is classified as either a literal command, an operate command or a generic command depending on the commands format. The five possible formats are displayed below along with examples of each format type. Literal Command

OP- Operation Code
F - File register designator
Literal - 8-bit or 12-bit literal which is
transfered as an operand

Type 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(OP			I	?				L	Lte	era	al		
									-						

Example:

AF 7,X'04'

ADD the value X'04' to file register 7

Туре	2	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					OI	<u>-</u>						L	ite	era	1		
										-							

Example:

LT		X'56'				
	1		1	5	6	

. .

LOAD T register with X'56'

Type 3 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP Literal

Example:

JE X'621'

0	6	2	1
			LJ

JUMP to location 621

Operate Commands

- OP- Operation Code
- F File Register Designator
- C Control Field Designation

Designator		Definition
·L	-	Link Control/ADD Link
С	-	Modify Condition Codes
T	-	Select T Register
F		Select T Complement
(continued	on	the next page)

		Desig	Inato	r	:	•	Definition
			I D		-		Increment Decrement
*	File	inhibit	- If				a one, the file regis- s unchanged.
			- If	ter	c F	is	a zero, the file regis- s loaded with the result command (i.e. A-Bus).

R - Distination Register

Designator		Register Designated
blank	-	None
Т	-	T Register
М	-	M Register
N	-	N Register
\mathbf{L}	-	L Register
		(even address pages)
K	-	L Register
		(odd address pages)
U	-	U Register
S	_	U Register is ORed into
_		upper 8 bits of operate command

Type 4

7	15	14	13	12.	11	10	9	8	7	6	5	4	3	2	1	0
		0	OP]	?'			С			*		R	

Example:

ADD* 13, T, L, C, (U)

8	D	В	Е
			•

ADD the T register and Link bit to file register 13, Set the condition flags in file zero and place the sum in the U register. File 13 is not updated.

Generic Commands

OP- Operation Code

OP

Example:

.

SPF	S	elect Pr	rimary	File
1	0	4	0	

II. THE FIRST ATTEMPT

In constructing the MIX emulator some design problems were encountered in meeting Knuth's specifications for MIX. The design problems fall into two groups. The first concerns the allocation of Microdata hardware for the emulation of MIX hardware. The second type of problems involve the development of the firmware logic required by the MIX instructions set.

Two attempts were made to construct a MIX emulator. The first attempt employed a Microdata 1600/30 with 16K bytes (8 bit) of core memory and 2K bytes (16 bit) of Alterable Control Memory (ACM). The first attempt was aborted for reasons discussed in this chapter. The first attempt showed that a complete implementation of a MIX machine with 16K bytes of Microdata memory would require more than 2K of ACM to hold the emulator. The second effort used a Microdata 1600/30 with 32K of core and 2K of Alterable Control Memory. This larger configuration resulted in simpler firmware logic and the successful emulation of the MIX 1009 computer.

Although the first attempt was "scraped", much was learned from previous mistakes which was useful in the second attempt. The purpose of this chapter is to relate this learning experience.

Hardware Allocation Problems

The first porblem encountered in designing the MIX emulator was that of deciding the best way to allocate the model 30's memory in implementing MIX's memory. The memory resources available on the Microdata 1600/30 at this time and the memory requirements of the MIX machine are reflected in figure 2.1.

	Words of	Bits/	Total #	Total #	Character	Numeric
figure 2.1	Memory	Byte	of Bytes	of Bits	Code	Code

Microdata 1600/30	Undefined byte Addressable	8	16,364	130,912	ASCII or EBCDIC	binary 2's comp.
1009	4000	1/sign 6/data	4000 sign 20,000 data	124,000	Knuth's Code	binary sign plus magnitude

According to the MIX specifications a MIX machine is word addressable with 4,000 words of core memory. Each word is composed of a sign byte and five data bytes. The sign byte may contain one of two values, representing plus and minus. Each data byte must be capable of containing at least 64 values but not more than 100 values. The minimum number of bits required for a MIX computer is then,

 $4000 \times 31 = 124,000$ bits,

(4000 words, each containg a one bit sign byte and 5 six bit

data bytes). In June 1974, the Computer Science Department's 1600/30, which is byte addressable, had 16K bytes (8 bits/byte) or 130,912 bits of core memory. Plainly there existed enough bits to emulate the MIX computer, but not enough addressable units or bytes.

At this point three possible boundary allignments were considered as solutions to the memory allocation problem. MIX memory could be represented as six Microdata bytes per MIX word, or as five Microdata bytes per MIX word, or as 4 bytes per MIX word.

Data in the six Microdata bytes per MIX word solution was to be stored as follows;

figure 2.2

s	N	N	N	N	N	N	N
11	1 ₂	1 ₃	14	15	1 ₆	1 ₇	18
2 1	22	2 ₃	2 4	2 ₅	2 ₆	27	2 8
³ 1	32	33	3 4	35	36	3 ₇	3 ₈
4 ₁	⁴ 2	4 ₃	4 4	4 ₅	4 ₆	4 ₇	4 ₈
⁵ 1	5 ₂	⁵ 3	5 4	5 ₅	5 ₆	5 ₇	5 ₈

S - sign bit N - not used K_i- ith bit of Kth byte

Using this format and going to an eight bit byte the data was easy to manipulate, however only 2,727 words of MIX memory were available with a 16K host machine. The six byte solution also made MIX word boundaries hard to detect. There was also a related problem due to the nature of the IN and OUT commands, MIX's I/O operators. These instructions handle the sign byte separtely from the data bytes and thus need to sense MIX word boundaries. With six bytes/word this can only be done by dividing the current I/O address, (Microdata address), by six and examining the remainder. This process is too lenghtly for interrupt driven I/O.

Six bytes per word also makes address translation, from MIX addresses to Microdata addresses, and vice versa, involved but not difficult. Given any MIX address M the Microdata address, MD, of the first byte of M is simply,

$$MD = 2M + 4M.$$

Assume M is a 16 bit address, the most significant byte (MSB) residing in Primary file 9, and the least significant byte (LSB) in Primary file 10. Then MD will be in P9 and P10 after the execution of the following nine instructions.

Figure 2.3

		•
SFL	10	Shift file 10 to left, multiply by two
SFL	9,L,(T)	Shift file 9 left, inserting the bit just
		Shifted out of file 10, and put the result
		in the T register
CPY	11,T	Copy the T register into file 11.
MOV	10,(T)	Move the contents of file 10 to the T register
SFL	10	Shift file 10 left, multiply by two again
SFL	9,L	Shift file 9 left, inserting the bit just
•		Shifted out of file 10.
		Now M x 2 is in P11 and T
		M x 4 is in P9 and P10
ADD	10.T	Add file 10 and the T register, put result
	_ ,	in file 10
MOV	11,(T)	Move contents of file 11 to T.
ADD	9,L,T	ADD file 9 to T along with the high order
		Carry of the last add, placing the result
		in file 9.

The need to convert the Microdata address back to the corresponding MIX address also arises when the console step switch is pressed. When the step switch is pressed the next instruction is executed, the machine then HALTS and displays the MIX address of the next instruction. However the MIX Instruction Counter actually contains the Microdata address of the first byte of the next instruction. In order that the MIX address be displayed it must first be computed from the Microdata address and this result placed on the data bus. However, the conversion from a Microdata address back to a MIX address involves a division by six. Naturally, the divide algorithm could be used for this purpose, but the divide routine is usually avoided since it is one of the longest routines in the instruction set. It is possible to divide by six fairly rapidly, given that the dividend is evenly divisible by six (which is the case for memory address). This problem becomes the ability to divide by three, since

MD/6 = (MD/3)/2

The divide by six algorithm is described in figure 2.4 while the corresponding microprogram is described in figure 2.5.

The 6 byte solution offered the advantage of easy data manipulation, assuming 8 bit bytes were used, but the advantage was offset by three disadvantages, namely:

- Only 2,727 words of MIX memory could be emulated instead of the specified 4,000 words.
- 2) Input/Output was severly complicated by the

Figure 2.4

Given: The dividend is evenly divisible by 6, then the quotient may be found by;




Figure 2.5

.

The corresponding Microprogram follows:

* * *	file 10		
	\mathbf{LF}	8,X'10'	LOAD COUNT
	ZOF	11	ZERO QUOTIENT MSB
	ZOF	12	ZERO QUOTIENT LSB
START	SFR	9	DIVIDE DIVIDEND BY TWO
	SFR	10,L	
	TN	10,X'01'	TEST LOW ORDER BIT OF DIVIDEND
	SP ·	ZERO	JUMP IF ZERO
	TN	11,X'80'	TEST HIGH ORDER BIT OF QUOTIENT
	JP	ZERO	JUMP IF ONE
ONE	SRI	11	SHIFT QUOTIENT, INSERT 1
	JP	SHIFT	
ZERO	SFR	11	SHIFT QUOTIENT, INSERTO
SHIFT	SFR	12,L	
	DEC	8	COUNT - 1
	ΤZ	8,X'FF'	COUNT 0 ?
	JD	START	COUNT IS 0
	HLT		COUNT = 0

To perform this algorithm on a 16 bit address 211 instructions must be executed.

.

inability to detect MIX word boundaries.

 Address translation from MIX address to Microdata address and back again would be time consuming.

Data for the five byte per word solution was to be stored as shown in the illustration below. The MIX sign byte and first MIX data byte were to occupy the first Microdata byte with the remaining four bytes being stored in the next four Microdata bytes.

Figure 2.6

			1				·1
S	11	1 2	հ ₃	$^{1}_{4}$	1 ₅	1 ₆	1 ₇
2 1	22	23	24	2 ₅	2 6	2 ₇	2 ₈
31	32	33	34	3 ₅	3 ₆	37	3 ₈
4 ₁	4 ₂	4 3	4 ₄	4 5	4 6	4 ₇	4 ₈
5 ₁	⁵ 2	⁵ 3	5 ₄	5 ₅	5 ₆	5 ₇	5 ₈

S - Sign bit Ki- ith bit of Kth byte

Using this format and again assuming 8 bits per byte, data was easy to manipulate. However, the first Microdata byte must be processed separately, since the Microdata's hardware employee's 2's complement arithmetic and MIX is a sign plus magnitude machine. Aside from this, the 5 byte solution has the same advantages and disadvantages as the 6 byte solution. Here, 3,272 MIX words can be emulated, and addresses are again a problem but data is easy to handle.

The major defect with both the 6 byte and the 5 byte solution was that all 4000 words of MIX memory could not be

emulated. In light of this fact, if the entire 4000 words of MIX memory were to be emulated then the 31-bit MIX words must be packed into four Microdata bytes.

1 MIX word = 31 bits 4 Microdata bytes = 32 bits
4000 x 32 = 128,000 bits 130,912 bits = 16K x 8 bits
Using this approach the whole MIX memory could be emulated
with 384 Microdata bytes left over. The information was
to be packed according to the diagram below.

Figure 2.7

S	N	1 ₁	1 2	1 ₃	14	15	16
21	2 2	23	2 4	2 ₅	26	31	32
33	3 4	35	3 ₆	4 ₁	4 2	4 ₃	44
4 ₅	4 ₆	51	5 ₂	5 ₃	54	5 ₅	5 ₆

S - Sign bit N - Not used Ki- ith bit of Kth byte.

This format solved the 3 problems found with the 5 byte and 6.byte formats. First, all 4000 words of MIX memory could be implemented on the host machine's current 16K memory. Second, word boundaries were easy to identify since any Microdata address whose low order two bits are zero corresponds to the first byte of a MIX word. Finally, address translation, either from MIX addresses to Microdata addresses or vice versa, could be performed by simple register shifts (i.e. multipling or dividing by 4). However in eliminating these three problems the main advantage of the previous two solutions was also eliminated, for data was no longer easy to manipulate. In fact, this packed format caused data manipulation to now become 'the' major firmware logic problem.

• •

The second hardware allocation problem concerned the mapping of MIX's registers into the 30 general purpose file registers that are available on the Microdata 1600/30. There are nine registers available to the user in MIX plus an overflow toggle and a Comparison Indicator. There is also an Instruction Counter and an Instruction Register, although these are not directly accessable to the user. All these registers must be represented by the 30 general purpose file registers. Main memory is accessible, of course, from the microlevel but storage and retrieval is involved. The following example illustrates this point.

Figure 2.8

* * *	File 10 d		of Memory Address of Memory Address
*	Store a h	oyte in Main	Memory
	MOV	9,(M)	Load MSB of Memory Ad- dress Register (MAR)
	WMF	10,(N)	Load LSB of MAR, Begin full cycle write
	MOV	8,(T)	Move data to T in time to be written out
*			
*	Retrieve MOV RMF		Main Memory Load MSB of MAR Load LSB of MAR, Begin full cycle read
	NOP CPY	8,Т .	Delay 200 nanoseconds Copy data from T into file 8

Clearly main memory is not a good place to emulate registers of a target machine or to store temporary results, such as firmware loop counters. Recall that these thirty general purpose files compose the only scratch pad available to the microprogrammer, beside main memory, since the Alterable Control Memory (ACM) is read-only when used as a control memory. Thus these thirty files must serve not only as registers for the MIX computer but must also provide the microprogrammer with a fast work area to perform the needed firmware routines.

The MIX Accumulator A, its right hand extension X, and the Instruction Register are the same length as a MIX word, a sign byte plus five data bytes. These six MIX bytes were packed into four Microdata bytes as shown in figure 2.9.

Figure 2.9

A register

X register and

Instruction register

S	N	ŀ	1 2	13	14	15	16
2 1	22	23	2 4	25	26	31	32
3 ₃	34	35	³ 6	4 ₁	⁴ 2	⁴ 3	4 4
4 ₅	⁴ 6	51	5 ₂	5 ₃	5 4	5 ₅	56

S- Sign N- Not used Ki- ith bit of the Kth byte

The Instruction Counter is a two byte register and the remaining seven registers, the Jump register, and the six Index registers are three bytes each in MIX, a sign byte plus two data bytes. Each of these registers was packed into two Microdata bytes as shown in figure 2.10. Figure 2.10

Instruction Counter Jump and Index registers


S	N	4 ₁	⁴ 2	4 ₃	44	4 ₅	4 ₆
51	⁵ 2	5 ₃	54	5 ₅	⁵ 6	0	0

S - Sign N - Not used O - Zero Ki- ith bit of Kth byte

This format was selected for several reasons. First, by carrying the Instruction Counter in this form the Microdata Address, (MIX address times 4), of the next instruction was readily available. Secondly, this format facilitated indexing; Recall that the sign and first two data bytes of an instruction compose the operand address. From figure 2.9 it can be seen that the operand address, in packed form, is in the same format as the Index register. (Figure 2.10). Computing the effective (Microdata) operand address can be accomplished by masking the address field from the Instruction register, zero filling the low order two bits, and adding this result to the specified index register. Thirdly, MIX Jump instructions, which may be indexed, are easy to execute since the address field of the instruction, the Index register, and the Instruction Counter are all packed the same way.

The Overflow toggle is a one bit register in MIX which is either set or reset. The MIX Comparison Indicator can assume one of three values representing greater, less, and equal conditions. These two MIX registers were packed into one Microdata file as shown in figure 2.11

Figure 2.11



Three bits were used to emulate the MIX Comparison Indicator although only two bits were needed to represent the three possible states. However, a three bit Comparison Indicator allows easier programming of the Jump Less, Jump Equal, Jump Greater, Jump Less or Equal, Jump Greater or Equal, and Jump Not Equal instructions. Using a three bit Comparison Indicator one general microprogram can be written to decide whether the correct conditions exist for each of these six Jump instructions. To test for a less than condition a mask of '0000 0100' is passed to the compare routine, which OR's this mask with the file containing the Comparison Indicator. If the logical result is non-zero, then the Less bit is on indicating a less than condition. The Equal and Greater cases work the same The advantage of a three bit indicator is made wav. apparent by the Jump instructions which test for two conditions instead of one. To test for a greater than or equal condition a mask of '0000 0011' is passed to the compare routine. A not equal conditon can be stated as

a less than or greater than condition, therefore, a mask of '0000 0101' will test for not equal. Figure 2.12 gives the conditions and the corresponding masks to be used with this method.

Figure 2.12

—	<u> </u>	<u> </u>	1	1	1	1		G - Greater bit
N	N	N	0	N	L	E	G	E - Equal bit
								L - Less bit
								O - Overflow bit
0	0	0	0	0	0	0	1	Test Greater
0	0	0	0	0	0	1	0	Test Equal
0	0	0	0	0	1	0	0	Test Less
0	0	0	0	0	0	l	1	Test Greater or Equal
0	0	0	0	0	1	1	0	Test Less or Equal
0	0	0	0	0	1	0	1	Test Not Equal

Using the three formats just described (Figures 2.9, 2.10, and 2.11) twenty-nine microdata files are required to emulate MIX registers (Figures 2.13). This leaves only one free work file to be used by the microprogrammer. However the third byte of a MIX instruction denotes which Index register, if any, is to be used to compute the effective operand address. This computation is done on all instructions immediately following the instruction fetch. Thus by the time the decode routine is executed MIX byte 3 is free to be used by the microprogrammer. MIX byte 5, the instruction operation code, becomes available to the microprogrammer after instruction decode has occured. Also MIX

byte 4, the F field (partial word designator), is freed shortly after entering the particular instruction subroutine to be executed. Therefore, though work space is at a premium, enough scratch files are available to perform most computations.

Figure 2.13

A register	4	file	registers	
X register	4	file	registers	
Instruction register	4	file	registers	
Instruction counter	2	file	registers	Dedicated to MIX
Jump register	2	file	registers	
Index register Il	2	file	registers	
Index register I2	2	file	registers	
Index register I3	2	file	registers	
Index register I4	2	file	registers	
Index register I5	2	file	registers	
Index register I6	2	file	registers	
Overflow toggle and				
Comparison Indicator	1	file	register	Available to
Free work area	1	file	register	Microprogrammer

30 file registers

The thirty general purpose registers on the Microdata 1600/30 are divided into two files of 15 registers. Each, refered to as the Primary file and the Secondary file. Only one file is available to the microprogrammer at any given time. To get from one file to the other a file select instruction must be executed. Figure 2.14 illustrates the addressing and manipulation of the two sets of file registers.

Figure 2.14

SPF

* *		er the cont condary fil	ents of Primary file 1 (P1) to e 1 (S1)
* * *			ents of Secondary file 15 (S15) le 15 (P15)
	SPF		Select Primary File
	MOV	1,(T)	Move Pl to T register
	SSF		Select Secondary files
	CPY	1,T	Copy T register into Sl
	MOV	15,(T)	Move S15 to T register

Select Primary files

15,T Copy T register into P15 CPY Data transfer between the two sets of files is cumbersome for two reasons. First, transfer must be via the T register since it is the only register common to both files which can be loaded and then read. (The U, M, and N registers can only be loaded). Thus transfers must take place one byte at a time. Secondly, file select commands must be issued each time the file boundary is to be crossed. As a result, MIX registers which are likely to be used together were grouped in the same file to avoid inter-file transfers. The Instruction Counter, the Instruction register, the A register, the X register, and the one free work register were assinged to the Primary file while the Index registers, the Jump register, the Overflow toggle and the Comparison Indicator were assigned to the secondary file.

The Instruction Counter and the Instruction Register were both assigned to the Primary file to facilitate the instruction fetch cycle. Note, to fetch the next MIX instruction four memory reads must take place from consecutive locations in memory starting with the byte addressed by the Instruction Counter. The Memory Address Register (M,N) is loaded with the contents of the Instruction Counter and then a read can be performed, fetching the first of four bytes. Now the Memory Address Register (M,N) must be incremented. However M and N cannot be gated to the Arithmetic Logic Unit, but can only be selected as the destination for the output from the ALU. Instead the Instruction Counter must be incremented, this result can now be selected as the new value of the Memory Address Register (M,N), and the second byte can be read. The fetch routine is then more efficient if both the Instruction Counter and the Instruction register are in the same file, since the fetch routine alternately selects one then the other.

The user registers most frequently selected in MIX are the A register, the X register and the A-X register. The X register is the right hand extension of the A register in multiply, divide, and shift instructions. It is advantageous then to have the A register and the X register in the Primary file with Instruction register to facilitate the execution of A, X and A-X instructions.

The one free work register was placed in the Primary file since this is where the instruction to be executed would reside as well as the registers most likely to be involved with this instruction execution.

The A register was located in Primary file registers Pl, P2, P3 and P4 where Pl contains the sign and most significant bits of A and P4 the least significant bits. The X register was assigned registers P5, P6, P7, P8 with P5 holding the most significant bits and P8 the least significant bits. These assignments result in X being the natural right hand extension of A, this of course makes microprogramming the shift, divide, and multiply routines straight forward if not easier. The instruction register was assigned registers Pll, Pl2, Pl3, and Pl4. The free work register was located at P15. This helped group the work registers together, recall P14 contains the opcode, MIX byte 5, which is available to the microprogrammer following instruction decode. The Instruction Counter was located at P9 and P10, these being the only remaining registers in the Primary file.

The Index registers, the Jump register, the Overflow and Comparison Indicators occupy all of the Secondary file. The Index registers were grouped into 12 consecutive registers starting with Secondary file 1. Index register Y then resides in Secondary files 2Y-1 and 2Y. This allows microprograms which handle Index register operations to be generalized. Figure 2.15 is a microroutine used to zero the Index

register specified (I1-I6) in the Instruction register (MIX byte 3).

Figure 2.15

SPF	Selec	t Primary files
LT X'F	O' Load '	I register with mask
OR* 13,	T,(T) Mask	off index number
CPY 15,	т Сору	index number x 16 into P15
SFL 15	Shift	Pl5 left, divide by 2
SFL 15	Shift	P15 left, divide by 2
SFL 15,		te index number x 2, result in U register
SSF	Selec	t Secondary file
ZOF 0,5	Zero	file (U), LSB of index
The U	register will	be ORed into the upper
• 16 bit:	s of the micro	ocommand when the S option
is inc	luded	
SPF	Selec	t Primary file
DEC 15,	· · ·	te (Index number x 2) -l result in U register
SSF	Selec	t Secondary file
ZOF O,S	Zero	file (U), MSB of index

The Jump register was allocated file register S13 and S14. The function of the Jump register is to copy the current contents of the Instruction Counter immediately prior to a Jump Instruction. This provides a one level subroutine linkage for the MIX user. This copy must take place across the file boundary since the Instruction Counter is in the Primary file and the Jump register is in the Secondary file. However, this is only a two byte transfer and Jump instructions are executed less frequently than the fetch routine or even A, X, or A-X register instructions.


The file containing the overflow toggle and the Comparison Indicator was placed in the Secondary file 15. Note that all the other MIX registers are composed of an even number of file registers, but there are 15 file registers (odd) in each file. Thus the free work file register must be assigned to one file and the Overflow and Comparison Indicator register to the other. Considering the need for a work space in the Primary file, the Overflow and Comparison Indicator was placed in the Secondary file. Figure 2.16 illustrates the file allocation of the MIX registers as discussed.

Firmware Logic Problems:

Solutions to these major hardware allocation problems, memory allocation and register allocation, defined the relation between the host machine and the target machine so that microprogramming could begin. However, the machine organization that was developed resulted in two firmware problems.


The first problem, which had been anticipated, was the lack of sufficient work space to perform the required firmware routines. In the file allocation plan, an attempt was made to keep all MIX registers in either the Primary file or the Secondary file. This resulted in only one free file register to be used by the firmware for counters, temporary

Figure 2.16



S 0
$$1_1 1_2 1_3 1_4 1_5 1_6$$

 $2_1 2_2 2_3 2_4 2_5 2_6 3_1 3_2$
 $3_3 3_4 3_5 3_6 4_1 4_2 4_3 4_4$
 $4_5 4_6 5_1 5_2 5_3 5_4 5_5 5_6$
A, X, AND INSTRUCTION
REGISTER
S - Sign
0 - Zero
Ki ith bit of Kth byte



results and flags. One or two registers were freed after instruction decode occured but in some cases 3 free registers were not enough. For example, the Multiply instruction requires at least one more register than is available. This can only be solved by temporarily writing some portion of a MIX register, not currently being used, out to core memory.

The second firmware problem encountered was caused by the misalignment of MIX bytes and Microdata bytes. Since byte boundaries of the host machine did not correspond to byte boundaries on the target machine, programming the MIX partial field specifications was quite involved. The format used to pack six MIX bytes into four Microdata bytes resulted in each MIX byte being stored in a slightly different position than the other MIX bytes. From figure 2.17 it can be seen that the MIX sign byte and the first data byte occupy the first Microdata byte with one unused bit also present. MIX byte two and the high order two bits of MIX byte three are in Microdata byte 2. The low order four bits of MIX byte 3 and the high order 4 bits of MIX byte four are in Microdata byte 3. The low order 2 bits of MIX byte 4 and MIX byte five are in Microdata byte four. This format defies uniform handling of MIX bytes. As a result the microprogram routines which treated MIX partial word specifications were lengthy. A good example of this problem is the MIX Store A instruction. In this instruction the number of bytes specified by the F field is taken from the right hand side

of A and these bytes replace the contents of the effective operand address specified by the F field. The bytes of the operand not mentioned by F and the A register are unchanged. Figure 2.17 illustrates all twenty-one variations of this instruction.

. .

Thirty-four of the sixty-four MIX instructions were microprogrammed using the allocations discussed earlier. It became obvious, however, that the complete MIX emulator would exceed 2048 instructions, the size of the AROM. At this point the following compromises were considered.

- Emulate a subset of the MIX instructions rather than the complete repertoire.
- Page in sections of microcode from disk as they are required (7). This would increase MIX instruction execution time but would create a virtual AROM.
- Reallocate MIX memory avoiding the packing of MIX bytes into Microdata bytes. This makes it possible to write simpler code but impossible to implement all 4000 words of MIX memory.

In the midst of this consideration an additional 16K of memory was acquired for the 1600/30 allowing the adoption of method 3 as well as the implementation of all of MIX memory. This attempt to emulate MIX was then terminated and a new study of hardware allocations was begun taking advantage of the additional memory and the mistakes that had been made during this first attempt.

Figure 2.17

 ${}^{\mathrm{M}}\mathrm{s}^{\mathrm{N}} \, {}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}$ $M_2M_2M_2M_2M_2M_2M_3M_3$ ^M3^M3^M3^M3^M4^M4^M4^M4^M4

. .

Initial contents in Memory M_K-Some bit of the Kth byte of M

$\overset{A_{S}^{N}}{\sim} \overset{M_{1}^{M_{1}M_{1}M_{1}M_{1}M_{1}M_{1}}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}M_{1}M_{1}}{\sim} \overset{M_{1}M_{1}}{\sim} \overset$	
^M 2 ^M 3 ^M 3	
M3M3M3M3M4M4M4M4	
M4M4M5M5M5M5M5M5	
STA M,(0,0)	
Г — — — — — — — — — — — — — — — — — — —	

^A s ^N ^A 5 ^A 5 ^A 5 ^A 5 ^A 5 ^A 5
M2 ^{M2^M2^M2^M2^M2^M2^M3^M3}
M ₃ M ₃ M ₃ M ₃ M ₄ M ₄ M ₄ M ₄ M ₄
M ₄ M ₄ M ₅ M ₅ M ₅ M ₅ M ₅ M ₅
STA M,(0,1)

$M_{S}^{N} A_{5}^{A} 5^{A} 5^$
^M 2 ^M 3 ^M 3
^M 3 ^M 3 ^M 3 ^M 3 ^M 4 ^M 4 ^M 4 ^M 4
^M 4 ^M 4 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5

STA M,(1,1)

^A s ^{N A} 1 ^A 1 ^A 1 ^A 1 ^A 1 ^A 1 ^A 1
^A 2 ^A 3 ^A 3
^A 3 ^A 3 ^A 3 ^A 3 ^A 4 ^A 4 ^A 4 ^A 4 ^A 4
^A 4 ^A 4 ^A 5

Initial Contents in A Register A_K-Some bit of the Kth byte of A

^A s ^{N A} 4 ^A 4 ^A 4 ^A 4 ^A 4 ^A 4 ^A 4	
^A 5 ^M 3 ^M 3	
^M 3 ^M 3 ^M 3 ^M 3 ^M 4 ^M 4 ^M 4 ^M 4	
^M 4 ^M 4 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5	

STA M,(0,2)

M _S N A ₄
A5A5A5A5A5A5M3M3
M ₃ M ₃ M ₃ M ₃ M ₄ M ₄ M ₄ M ₄ M ₄
M ₄ M ₄ M ₅
STA M,(1,2)
M _S N M ₁

^A 5 ^A 5 ^A 5 ^A 5 ^A 5 ^A 5 ^M 3 ^M 3
M ₃ M ₃ M ₃ M ₃ M ₄ M ₄ M ₄ M ₄ M ₄
M4M4M5M5M5M5M5M5

STA M,(2,2)

	^A s ^N ^A 3	
	A ₄ A ₄ A ₄ A ₄ A ₄ A ₅ A ₅	
	A ₅ A ₅ A ₅ A ₅ M ₄ M ₄ M ₄ M ₄ M ₄	
	^M 4 ^M 4 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5	
STA	M,(0,3)	
	M _S ^N A ₃	
	A ₄ A ₄ A ₄ A ₄ A ₄ A ₄ A ₅ A ₅	
	^A 5 ^A 5 ^A 5 ^A 5 ^M 4 ^M 4 ^M 4 ^M 4 ^M 4	
	^M 4 ^M 4 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5	
STA	M,(1,3)	
[
	$\mathbf{M}_{\mathbf{S}^{\mathbf{N}}} \mathbf{M}_{1}^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}}$	
	$\frac{{}^{M}{}_{S}{}^{N} {}^{M}{}_{1}{}^{M}{}_{1}{}^{M}{}_{1}{}^{M}{}_{1}{}^{M}{}_{1}{}^{M}{}_{1}}{}^{A}{}_{4}{}^{A}{}_{4}{}^{A}{}_{4}{}^{A}{}_{4}{}^{A}{}_{5}{}^{A}{}_{5}}$	
	A ₄ A ₄ A ₄ A ₄ A ₄ A ₅ A ₅ A ₅	
STA	${}^{A_{4}A_{4}A_{4}A_{4}A_{4}A_{4}A_{5}A_{5}}$ ${}^{A_{5}A_{5}A_{5}A_{5}M_{4}M_{4}M_{4}M_{4}}$	
STA	^A 4 ^A 4 ^A 4 ^A 4 ^A 4 ^A 4 ^A 5 ^A 5 ^A 5 ^A 5 ^A 5 ^A 5 ^M 4 ^M 4 ^M 4 ^M 4 ^M 4 ^M 4 ^M 4 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5	
STA	${}^{A_{4}A_{4}A_{4}A_{4}A_{4}A_{5}A_{5}}$ ${}^{A_{5}A_{5}A_{5}A_{5}M_{4}M_{4}M_{4}M_{4}}$ ${}^{M_{4}M_{4}M_{5}M_{5}M_{5}M_{5}M_{5}M_{5}M_{5}}$ $M, (2, 3)$	
STA	$\frac{A_{4}A_{4}A_{4}A_{4}A_{4}A_{4}A_{5}A_{5}}{A_{5}A_{5}A_{5}A_{5}M_{4}M_{4}M_{4}M_{4}}$ $\frac{M_{4}M_{4}M_{5}M_{5}M_{5}M_{5}M_{5}M_{5}}{M_{5}M_{5}$	

•

STA M, (3,3)

	^A s ^N ^A 2
	^A 3 ^A 4 ^A 4
	A ₄ A ₄ A ₄ A ₄ A ₅
	A ₅ A ₅ M ₅
S	TA M(0,4)
	M _S ^{N A} 2 ^A 2
	^A 3 ^A 4 ^A 4
	A ₄ A ₄ A ₄ A ₄ A ₅ A ₅ A ₅ A ₅ A ₅
	^A 5 ^A 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5
S	TA M,(1,4)
	${}^{\mathrm{M}}\mathrm{s}^{\mathrm{N}} {}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}\mathrm{1}^{\mathrm{M}}$
	^A 3 ^A 4 ^A 4
	A4A4A4A5A5A5A5A5
	^A 5 ^A 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5 ^M 5
S	TA M,(2,4)
	M _S N M ₁
	$M_2M_2M_2M_2M_2M_2M_4A_4$
	A ₄ A ₄ A ₄ A ₄ A ₄ A ₄ A ₅ A ₅
	A ₅ A ₅ M ₅

STA M,(3,4)

-

STA M, (2,5)

^M s ^N ^M 1
$M_2M_2M_2M_2M_2M_2M_3A_3$
A3A3A3A3A4A4A4A44
A4A45A5A5A5A5A5A5
STA M, (3,5)
$\mathbf{M}_{\mathbf{S}}^{\mathbf{N}} \ \mathbf{M}_{1}^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1^{\mathbf{M}} 1$
^M 2 ^M 2 ^M 2 ^M 2 ^M 2 ^M 2 ^M 3 ^M 3
M ₃ M ₃ M ₃ M ₃ A ₄ A ₄ A ₄ A ₄ A ₄
A ₄ A ₄ A ₅
STA M, (4,5)
$\mathbf{M}_{\mathbf{S}}^{\mathbf{N}} \mathbf{M}_{1}^{\mathbf{M}_{1}}\mathbf{M}_{1}^{\mathbf{M}_{1}}\mathbf{M}_{1}^{\mathbf{M}_{1}}\mathbf{M}_{1}$
^M 2 ^M 3 ^M 3
M ₃ M ₃ M ₃ M ₃ M ₄ M ₄ M ₄ M ₄ M ₄

:

STA M,(5,5)

^M4^M4^A5^A5^A5^A5^A5^A5^A5

III. THE SECOND ATTEMPT

In the fall of 1974, the Computer Science Department increased the Microdata's core memory to 32K bytes. At this point a second attempt was initiated to emulate the MIX 1009 computer using this additional memory. Again, the two major design problems concerned the allocation of Microdata hardware for the emulation of MIX hardware, and firmware logic problems.

Hardware Allocation Problems

The first design decision in this second attempt was again how one should emulate MIX's memory. The memory resources now available on the Microdata 1600/30 and the memory requirements of the MIX machine are reflected in Figure 3.1.

	Words of Memory	•		Total # 	Characte Code	r Numeric <u>Code</u>
Microdata 1600/30	undefined byte addressable	8	32,728	261,824	ASCII or EBCDIC	binary 2's compliment
МІХ 1009	4000	1/sign 6/data	4000 sign 20,000 data	124,000	Knuth's Code	binary sign plus magnitude

With the additional 16K of core memory the Microdata 1600/30 was larger than the MIX 1009. Recall that with 16K of core memory the Microdata had only 16,364 bytes to implement MIX's 24,000 byte memory. In the first attempt this dilemma was

51

solved by packing each 31 bit MIX word into four Microdata 8 bit bytes. However, this design resulted in difficult firmware logic. But with 32K of core memory, packing was no longer necessary since the Microdata had more than enough bytes to implement MIX's memory byte for byte.

This surplus of main memory solved the major problems previously encountered in implementing MIX's memory, but three problems still remainded, namely:

- 1. How many Microdata bytes should be used to emulate each MIX word?
- How many bits should be used in each byte?
- 3. How should any extra Microdata memory be used?

In examining the first of these problems, it appears that either five bytes per MIX word or six bytes per MIX word was the best solution in light of previous experience. The five bytes per MIX word solution required packing the sign and the first MIX data byte together. This packing would result in more available MIX memory but would inhibit uniform handling of all five data bytes. Uniform handling and the ability to generalize the firmware for partial word operations was not possible in the first attempt, it was a primary consideration however in the second attempt. Therefore, the six-bytes-per-MIX-word solution was selected where the sign byte and 5 data bytes would each be assigned to a separate Microdata byte, figure 3.2.

Figure 3.2

Sign Byte					
lst	Data Byte				
2 nd	Data Byte				
3 rd	Data Byte				
4 th	Data Byte				
5th	Data Byte				


Recall from Chapter II that the three disadvantages of the six byte solution were:

- A) Not all 4000 words of MIX memory could be emulated.
- B) Address translation from MIX address to Microdata address and vice versa was time consuming.

:

C) Detection of MIX word boundaries was difficult when given only the corresponding Microdata address.

The increase of main memory to 32K solved problem A, in fact 8,728 bytes of Microdata memory would be still available at six bytes per MIX word. Problem B can be solved, as discussed in Chapter II, however, address translation is still time consuming. Problem C however, is the most difficult. Recall that MIX Input/Output instructions handle the sign byte of each MIX word differently from the data bytes. On Input the sign bytes are set positive and on Output the sign bytes are ignored, figure 3.3 illustrate the Input operation.



Read 80 characters into MIX Memory starting at MIX word 0000

In 0,(10)

:


S 1st 2sd 3rd 4th 5th

	0	A	В	С	D	Е
MIX word 0000	<u> </u>	 				-
MIX word 0001	0	F	G	Н	I	J
MIX word 0002	0	K	L	М	N	0
MIX word 0003	0	Р	Q	R	S	T
MIX word 0004	0	U	v	W	X	Y

After Read

Input/Output on the host machine however occurs one byte at a time, and the microprogram must use Microdata addresses to store each data byte, thus the firmware must be able to sense MIX word boundaries. As mentioned earlier one way to do this is to divide each Microdata address by six. If the remainder is zero then this byte corresponds to a MIX sign byte and should be handled accordingly. Another possible solution is to assign to each I/O device a counter that is set to zero when an I/O operation is initiated on that device, then each time a data byte transmission occurs this counter is tested to see if it is equal to zero. If not the data transmission would take place and the counter would be decremented. But if the counter is zero the Microdata address corresponds to a MIX sign byte and this byte should be either zeroed or ignored, depending on whether the operation involved is input or output. The counter would then be set to 5 and normal handling of data could resume, figure 3.4 presents a flowchart for the above description. Either of these two methods, dividing by six or running a special counter would solve the problem of MIX word boundary detection but neither is easily accomplished.

Having tentatively adopted the six-byte-per-MIX-word solution, the next decision concerned how many bits should be used in each MIX byte. Knuth specifies each MIX word should hold at least 64 values, but a most 100 values. This range allows MIX to be implemented as either a binary or decimal machine. This implies that any binary implementation would have to use 6 bit data bytes. However, the Microdata is an 8 bit machine. The Arithmetic-Logic Unit of the Microdata accepts 8 bit operands and produces an 8 bit result plus an high order carry to be used as a Link bit in multiple byte operations. If MIX was to be emulated with a 6 bit byte



••

then the following format would result, figure 3.5.

Figure 3.5

s	N	N	N	N	N	N	N
N	N	1.	1.	1.	1.	1_	1.
┣			-2	-3	¹ 4	-5	_6
N	N	$^{2}1$	22	² 3	² 4	² 5	² 6
N	N	³ 1	³ 2	33	34	³ 5	36
N	N	41	42	⁴ 3	44	4 ₅	46
N	N	⁵ 1	⁵ 2	5 ₃	54	5 ₅	⁵ 6

S - Sign Bit N - Not used Ki- ith bit of Kth byte

This format complicates all arithmetic instructions in MIX. If this format is allowed, the existing Microdata hardware for doing arithmetic operations cannot be used as intended. Incrementing a two byte counter, a very common and usually very simple operation is now fairly involved. The hardware Link bit provided in the Microdata ALU cannot be used to indicate a carry, so firmware logic must be developed to handle the high order carry. Figure 3.6 shows one way of incrementing two 6 bit bytes on the Microdata ALU. Figure 3.6

.

*	Assume Pl contains the 6 high order bits of the counter					
*	And P2 contains the 6 low order bits of the counter					
*	 * Also assume Pl and P2 are carried in the following form 					
*	001	11111	High order 2 bits = zero			
*	002	22222				
	INC	2	Increment P2			
	TN	2,X'40'	Test for high order carry			
-	JP	RTN	No high order carry so continue			
*	High order (carry has	occurred .			
	\mathbf{LT}	X'3F'	Load mask into T register			
	AND	2,T	Clear carry from P2			
	INC	1	Increment Pl			
*	Now overflow	w is possi	ble			
	TZ	1,X'40'	Test for overflow			
	JP	OVERFL	Overflow has occurred			
*			Return			

.

Using the Microdata's ALU as intended a two byte (8 bit) counter can be incremented as shown in figure 3.7.

.

Figure	3.7					
*	Assume Pl and P2 again contain the counter					
		INC	2	Increment low order 8 bits		
		ADD	1,L,C	Add Link bit to high order 8 bits, set condition flags		
		TZ	0,X'01"	Test for overflow		
		JP	OVERFL	Overflow has occurred		
*				Return		

.

If the 6 bit format doubles the number of instructions required to increment a two byte counter, it should be clear that involved instructions such as Multiply, Divide, Add, Subtract, Shift, Char, and Num would be considerably longer as well. Recall also that MIX, being a sign plus magnitude machine already conflicts with the Microdata's ALU since it is a two's complement unit.

In light of these complications and the fact that the first attempt failed because the firmware became so involved and lengthly that it would not fit into 2K of AROM, an 8 bit data byte was adopted for the emulation of MIX. The format is shown in figure 3.8.

Figure 3.8

S	N	N	N	N	N	N	N
11	1 2	¹ 3	14	1 ₅	16	1 ₇	18
21	2 2	23	2 4	2 ₅	26	2 7	28
31	3 2	33	3 4	3 ₅	36	3 ₇	3 ₈
4 1	4 ₂	⁴ 3	4 ₄	⁴ 5	⁴ 6	4 7	4 ₈
51	5 ₂	⁵ 3	5 ₄	5 ₅	⁵ 6	5 7	5 ₈

S - Sign Bit N - Not used Ki- ith bit of Kth byte

This eight bit data byte called for the adoption of another character code. Knuth's code, a six bit code, could have been used, however, it was felt that since the teletype, line printer, and disk worked in ASCII, it would be more advantageous to use than forcing Knuth's code onto these devices via firmware.

The remaining memory allocation problem concerned what to do with the 8,728 bytes of surplus Microdata memory. The two choices are obvious:

A. Extend MIX memory by 1,454 words.

B. Provide some sort of system support (temporary storage).

Solution A enhances the MIX machine from the users point of view. However the extra memory is not necessary since MIX is suppose to have only 4000 words of memory. In fact, if programs are to be written according to Knuth's rule "that no more than sixty-four values are ever assumed for a byte" (1). The largest memory location addressable is location $4095 (2^{6} -1)$. It would also seem that 4000 words of memory is more than enough for educational purposes. Thus adding more memory to the MIX machine offers no real advantage.

Solution B offers some advantages that are not obvious at first. All Input/Output in MIX takes place in concurrent mode. That is, an I/O operation is started via an In or Out instruction but a major portion of the I/O operation takes place while the user executes other instructions. Certain information must be available to the microprogram in order to carry out these block data transfers. However this information, memory address, and counters, must be stored somewhere besides the MIX registers available to the user. This surplus memory provides an ideal, and in fact the only, place to temporarily store this type of information. A decision was also made in this second attempt, for reasons that will be discussed later, to keep MIX's Index registers in main memory instead of the secondary files. Thus with this type of privileged data in main memory it is necessary to have an area of core that the MIX user cannot use. If certain MIX memory locations were dedicated to the above functions then the MIX user could alter concurrent I/O operations as well as the contents of the Index registers. It was thought that this was both dangerous for beginning programmers and unnecessary.

Having adopted solution B one more question arose; where should MIX memory begin and where should the surplus memory reside? Three possible answers were considered, the two which follow are obvious:

- The surplus resides at Microdata address 0000-8727 and MIX memory resides at 8728-35,728.
- 2) MIX memory resides at 0000-24,000 and the surplus at 24,001-35,728.

The third possibility, and the one which was chosen was to begin MIX memory at Microdata 0000 and then alternate one MIX word with two surplus bytes throughout Microdata memory. This did not effect the availability of the surplus memory but it did solve two problems previously discussed in this chapter. Figure 3.9 illustrates the above solution.

Figure 3.9

Microdata Address	MIX Address	
00000 00001 00010 00011 00100 00101 00110 00111 01000 01011 01010 01011 01100	00	sign byte 1 st data byte 2 ^{sd} data byte 3 rd data byte 4 th data byte 5 th data byte Surplus sign byte 1 st data byte 2 ^{sd} data byte 3 rd data byte 4 th data byte
01101 01110 01111 10000 10001 10010	02	5 th data byte Surplus Surplus sign byte 1 st data byte 2 ^{sd} data byte

Using this memory layout the addressing problems of the six byte per MIX word solution were solved. Each MIX word is six Microdata bytes long but now each MIX word begins on a Microdata address which is a multiple of eight. Thus conversion from MIX address to Microdata address can be accomplished by shifting the MIX address three places left. Conversion from Microdata address to MIX address involves shifting the Microdata address 3 places right. MIX word boundaries are also easy to sense. Any Microdata address ending in 000 is a word boundary. Surplus bytes are also easy to detect since their addresses all end in either 110 or 111.

In summary, the memory allocation problem was resolved by the following three policies:

- One MIX word was to be composed of six Microdata bytes.
- 2. Each MIX byte was to contain 8 bits.
- 3. MIX memory would begin at Microdata address 0000 but each MIX word would be followed by two surplus data bytes.

It should be noted that these surplus data bytes are invisible to the MIX user. This inleaving of MIX words and surplus data bytes also allowed a minor extension of MIX memory from 4000 words to 4096 words. Some of these extra 96 words were dedicated for purposes not included in Knuth's specifications. For example, one word in high core is trapped to by the microprogram if an illegal address, opcode or I/O device is encountered. Two words are dedicated to each I/O device, one to store the device status byte upon completion of an I/O operation and one as a trap address in case of an I/O error on that device.

The second design decision concerned the mapping of MIX's registers into the hardware available on the Microdata 1600/30. The registers which were to be emulated along with their lenghts' are reflected in figure 3.10. Figure 3.10 appears on the following page.

As noted in chapter II the Microdata provides a 30 register work area for the microprogrammer to use in emulating the registers of target machines. In the first attempt all MIX registers were kept in these 30 file registers, however, this left only one free work register. This constraint · .

.

.

.

A Register	Sign plus 5 bytes			
X Register	Sign plus 5 bytes			
Instruction Register	Sign plus 5 bytes			
Instruction Counter	2 bytes			
Jump Save Register	2 bytes			
Index Register l	Sign plus 2 bytes			
Index Register 2	Sign plus 2 bytes			
Index Register 3	Sign plus 2 bytes			
Index Register 4	Sign plus 2 bytes			
Index Register 5	Sign plus 2 bytes			
Index Register 6	Sign plus 2 bytes			
Overflow and Comparison	l byte			

.

.

•

-

resulted in rather strained firmware logic and in some cases MIX registers had to be read out to main memory temporarily to provide the necessary work space. The idea of storing some of MIX's registers in main memory had been considered, this was avoided in the first attempt since intuitively it would slow the MIX machine. In the second attempt this approach was again considered. It was decided that if simpler firmware logic would result from certain registers being stored in main memory then the speed gained through this simpler and therefore faster logic would make up for the time spent paging registers in and out of main memory. One should also note that the sum of the registers listed in figure 3.10 is 41 file registers. Thus there were more MIX register bytes to emulate than there were file registers.

Initially it was decided to place the X register and the Index registers in main memory and to page them as required into the secondary file. Nine file registers (1-9) were reserved in the secondary file to hold the registers that were currently paged-in. A page map was to designate which registers were in memory and which were in the secondary files as well as which MIX register was in which set of Microdata files. Using this set-up either the X register and one Index register or up to 3 Index registers could be in the secondary files at any given time. The X register could fit into two possible slots either

registers 1-6 or registers 3-9, and Index registers could fit into either registers 1-3, 4-6, or 7-9. This paging algorithm plus the other five MIX registers consumed a total of 29 registers leaving one register free.

Although this method did allow the emulation of all of MIX's registers and free work space could be created at almost any time by paging the registers in the secondary file out to memory, the overhead involved was considered very high. Instructions concerning the X registers were complicated since it would be in two positions. Index register routines were complicated, since they could be in any one of three places in the Secondary file. The accounting involved in keeping track of the current location of each MIX register file required three file registers and a considerable amount of AROM. Some sort of scheduling algorithm was also required to determine which register should be paged out in order to make room for the incoming register. It was thus decided that this strategy was too costly both in terms of firmware logic and file registers.

The paging concept was then amended to apply only to the Index registers, with only one Index register allowed in the file registers at any given time. The X register would reside permanently in the secondary files. This simplified the X register instructions considerably, as will be discussed later. The Index register instructions were also simplified since now there were only six different

Index registers instead of thirty-six. For example, there are six load Index instruction, one for each Index register. But all six are effectively represented by one Load Index routine since all the Index registers are loaded into the same place in the secondary file. This routine calls the paging routine to page in the required Index register and then loads this register with the proper contents. The same is true for the Load Index negative, Store Index, Jump On Index, Enter Index and Compare Index instructions. The accounting problem associated with the paging system was also simplified. The page map was now 3 bits long; these bits contained the number of the Index register currently rolled in from memory or the value zero if all the registers were currently rolled out. This ability to page all the Index registers out to memory provided an easy way to create free work files when the need arose. By allowing only one Index register in the Secondary files at any time, the need for a scheduling algorithm was eliminated. If Index register 1 is in the Secondary files and Index register 2 is required, either for indexing or by an Index instruction, Index register 1 must be paged out and then Index register 2 paged in.

The detailed flowchart of the paging mechanism, called the Index Register Supervisor can be seen in Chapter V and the microcode for the routine is found in Chapter VI. Having solved the problem of too-many-MIX-registersand-not-enough-files, the allocation of MIX registers to Microdata files was begun. The A register, the Instruction register and the Instruction Counter were assigned to the Primary file while the X register, Overflow and Comparison Indicators, Index registers, Index Map and Jump register were assigned to the Secondary file.

The Instruction Counter and Instruction register were again placed together to facilitate the fetch routine. The A register was placed in the same file with the Instruction register for the same reasons discussed in Chapter II, the main one being that the A register is the register most likely to be involved in the next instruction fetched. Although only one free work file remained in the Primary file, the three files in the Instruction Counter containing the Operation Code, the Index register and the sign of the Memory Address normally become available following the execution of the Instruction Decode Routine. These four free work areas in the Primary file are available in most cases.

The remaining MIX registers, the X register, the Home position for the Index registers, the Index Map, the Overflow and Comparison Indicators and the Jump Save register were grouped together out of necessity since the secondary file was the only place left to put them.

Figure 3.11 illustrates the file mapping that was finally selected. The A register was allocated Primary

Figure 3.11

.

-

	ЕТΙ	IJZN	IO PSO		
	sign	P1	sign	\$1	
	l st byte	P 2	1 st byte	S2	
A	2 ^{sd} byte	P3	2 ^{sd} byte	S3	X
Register	3 rd byte	P4	3 rd byte	S4	Register
	4 th byte	Ρ5	4 th byte	S5	
Free work	5 th byte	P6	5 th byte	S 6	
Register		P7	OLEG x iii	S7 ⁻	Overflow, Comp., & Index Map
	sign	P8	sign	S8	
	Al address-ho	P9	1 st byte		Index
Instruction	A2 address-1o	P10	2 ^{sd} byte	S10	Register i
Register	l index spec.	P11		S11	Free work
	F field spec.	P12		<u>\$12</u>	Registers
	C op code	P13		S13	
Instruction	1 st byte-ho	P14	l st byte-ho	S14	Jump
Counter	2 ^{sd} byte-lo	P15	2 ^{sd} byte-lo	S15	Register

:

.

.

files Pl, P2, P3, P4, P5, and P6. The X register was allocated the matching registers in the Secondary file. This allignment simplified the different A and X instructions in much the same way that paging simplified the Index instructions. The only difference between a Load A and a Load X instruction is the perodic selection of the Secondary files instead of the Primary files.

The Instruction register was placed in P8-P13 with P7 being the one free work file. This placed P7 next to the sign byte of the instruction address, which is one of the first files in the Instruction register to become free. The Instruction Counter was then assigned to P14 and P15, the remaining Primary files.

The Overflow and Comparison Indicators, a 4 bit register, and the Index Map, a 3 bit register, were combined into Secondary file S7. The Home position for the Index registers was assigned S8, S9, and S10. The Jump Save register was alligned with the Instruction Counter in S14 and S15. This left S11, S12, and S13 as free work registers.

It should be noted that eleven file registers can be freed after instruction decode if they are needed. P7, S11, S12, and S13 are always free. P8, P11, and P13 are free after instruction decode. S8, S9, S10 can be freed by paging the current Index register out to memory after the effective operand address has been computed. Finally, the

seven bits of S7 can be packed into S1 with the sign of the X register if necessary, freeing S7.

The mapping allowed simplified coding of Index instructions and of A and X instructions as well as ample work space and result in the successful emulation of the MIX 1009 computer.

Firmware Logic Design:

Having defined the MIX Machine in terms of the Microdata's hardware, firmware design could begin. First a general overview of the system was composed. The following is an explanation of the overview as presented in figure 3.12.

Start Routine:

- performed following cold start and prior to the execution of any MIX instructions;
- enables external interrupts;
- enables the real time clock;
- initializes the teletype;
- loads the Instruction Counter from a dedicated high core address.

Fetch Routine:

- fetches the next instruction into the Instruction register from the address contained in the Instruction Counter.

Addressing Routine:

- computes the effective operand address

Decode Routine:

- examines the Instruction Operation Code and transfers control to the corresponding firmware instruction module;

:

Instruction Modules:

- firmware routines that execute the individual MIX instructions;

Interrupt Handler:

executed after the execution of the last instruction and prior to fetching the next instruction;
acknowledges and handles external interrupts from I/O devices;
acknowledges and handles internal interrupts from the real time clock and console pannel.


Subroutine Packet:

- Index register Supervisor: handles the paging of MIX index registers.
- I/O Routines: used by the Input/Output instructions as well as the interrupt handler.
- Error Routines: handles user errors such as illegal addresses, illegal opcodes, illegal I/O device numbers, and I/O errors.

An attempt was made to keep the MIX emulator as modular as possible. This facilitated program development and debugging as well as simplifying the decode routine. The decode routine divides the MIX instruction set into seven groups. Each group representing a type of MIX instruction. Figure 3.12 SYSTEM OVERVIEW

:

.



The seven groups are:

- 1. Opcodes 0-7 Arithmetic-Logic instructions
- 2. Opcodes 8-23 Load instructions
- 3. Opcodes 24-33 Store instructions
- 4. Opcodes 34-38 Input/Output instructions
- 5. Opcodes 39-47 Jump instructions
- 6. Opcodes 48-55 Enter and Increment instructions
- 7. Opcodes 56-63 Compare Instructions

The remainder of this Chapter has been devoted to a discussion of the major logic problems and their solutions encountered in microprogramming each of these modules.

Opcode 0-7 Arithmetic-Logic Instructions

The Arithmetic Logic instructions are composed of ten instructions. Four of these instructions are relatively straight-forward and nothing will be said here concerning these instructions. If more information is required about these routines, consult the corresponding flowcharts in Chapter V and microcode in Chapter VI. These four instructions are NOP, HLT, SHIFT, and MOVE.

The remaing six instructions are the various arithmetic operations, ADD, SUB, MUL, DIV, CHAR, and NUM. The first problem encountered in microprogramming these routines was that of representing sign plus magnitude arithmetic on a two's complement machine. This problem was also found when coding the increment immediate and decrement immediate portions of opcodes 48-55 and in the Compare instructions, opcodes 56-63. The major difficulty involved adding or subtracting two sign plus magnitude numbers, since no hardware mechanism was available to;

- 1) determine the sign of the result;
- 2) determine if the result was in true form or two's complement form;
- 3) determine if overflow had occurred.

The Microdata's ALU does, of course, provide this type of hardware support, but only for two's complement arithmetic. Therefore, the existing negative result indicator and overflow indicator could not be used. The Microdata's negative result indicator is turned on when the high order bit of the result is a one, this high order bit being the sign bit in two's complement. However, in the case of MIX's sign plus magnitude format the presence of a one bit in the high order position indicates the presence of a large magnitude and says nothing about the sign of the mumber involved. The Microdata's overflow indicator is turned on "when the carry out of the high bit of the adder differs from the carry into it" (3). But for sign plus magnitude operations overflow occurs when the signs of the two operands are the same and the high order carry out of the address (i.e. the contents of the Link register) is a one.

When performing sign plus magnitude addition four cases arise, namely:

Case 1. (+A) + (+B); Case 2. (-A) + (-B); Case 3. (+A) + (-B); Case 4. (-A) + (+B).

The following two rules were employed to perform sign plus magnitude addition using the Microdata's ALU.

- Rule 1: If the signs of the operands are the same, case 1 and 2, then add the magnitudes together, giving the result the sign of A. Overflow has occurred if the Microdata's Link register contains a one.
- Rule 2: If the signs of the two operands are different, cases 3 and 4, then the two's complement of B is formed, the addition occurs, and the Link register is examined. If the Link register contains a one the result is in true form and the sign of the result is the sign of A. But if the Link register contains a zero, then the magnitude of the result must be two's complement and the sign is the complement of the sign of A, (or simply the sign of B).

This algorithm for sign plus magnitude addition also works for sign plus magnitude subtraction with one modification, namely the sign of B must first be complemented


then the addition algorithm can be employed, figure 3.13.

Figure 3.13

(+A) - (-B) = (+A) + (+B) Case 1 (-A) - (+B) = (-A) + (-B) Case 2 (+A) - (+B) = (+A) + (-B) Case 3 (-A) - (-B) = (-A) + (+B) Case 4

The flowchart of the algorithm for two's complement addition and subtraction on the Microdata 1600/30 appears on the following page in figure 3.14.

In the actual microprogramming of this algorithm one major inefficiency was discovered. In figure 3.14, Box 14.1 and Box 14.2 represent the bulk of the required microcode. Since they involve multiple byte addition or subtraction operations they are quite long. The other unlabeled flowchart symbol's are represented in microcode by two or three instructions. However, the subtract section, Box 14.1, is identical to the add section, Box 14.2 with the exception that all add instructions (opcode 8) are replaced by two's complement subtract instructions (opcode 9). To avoid this repetition of code figure 3.14 was modified to take advantage of the Microdata's U register. The microprogrammer can select the U register, an eight bit register, to be ORed into the high order eight bits of the next instruction. For example, the instruction in figure 3.15 adds the contents of the T register to Primary file 6 if the U register contains



. .


X'00'. However, it forms the two's complement difference of Primary file 6 and the T register (P6 ← -P6-T) if the U register contains X'10'.

Figure 3.15

Figure 3.16 gives the revised general logic flow used in performing MIX sign plus magnitude addition and subtraction.

The next problem encountered in microprogramming the Arithmetic operators was that of performing two's complement multiplication and division. The Microdata's ALU does not have a multiply or divide function available. However, multiplication and division are actually easier in sign plus magnitude format than in two's complement format. After the mechanism for testing overflow and negative results were developed for the add and subtract algorithm. The multiplication routine used a typical shift and add algorithm while the division employed one of the non-restoring tech-These algorithms are common and are not discussed in niques. this chapter. Detailed flowcharts and the corresponding microprograms can be found in Chapters V and VI.

The remaining two Arithmetic Operators NUM and CHAR proved to be the most difficult of the Arithmetic-Logic instructions. The MIX instruction NUM takes the ten digit



decimal number is ASCII code loaded in the A and X registers and converts them into the corresponding binary number, placing the result in the A register. It is assumed that these ten characters are numeric and not alpha-numeric. CHAR provides the opposite function. It takes the 40 bit binary number in the A register and converts it into the equivalent decimal number, encoded in ASCII.

The NUM routine works by stripping the four high order zone bits off of each ASCII character. This leaves a ten digit Binary Coded Decimal number which was then expanded according to figure 3.17.

Figure 3.17

a	aı	a2	a٦	aı	as	ac	a.,	a ₈	ag	
~() ~T	~2	~3	∽4	~5	чъ	~7	~8	~9	

A register B register

This part of the expansion was	This part of the expan-
done with a 3 byte multiply.	sion was done by a 5
	byte multiply.

As noted above two special multiply routines were written to perform this expansion. One multiplied a three byte operand by 10 and the other multiplied a five byte operand by 10. This was done to speed up the execution of this instruction. Figure 3.18 points out that multiplying a number X by 10 is straight forward.

Figure 3.18

X * 10 = (X * 5) * 2 = (X * 2² + X) * 2

The CHAR routine is essentially a reversal of the NUM algorithm operand, initially the 40 bit contents of the A register is divided by 10. The remainder after the division was ORed with hexidecimal X'BO' to produce the corresponding ASCII character. This division occurred ten times constructing the ten digit decimal number from right to left.

Opcodes 8-23 Load instructions and

Opcodes 24-33 Store instructions:

The microprogramming of the Load instructions and the Store instructions was greatly facilitated by the way MIX hardware was emulated on the Microdata. No logic problems were encountered in programming these routines. However, it is interesting to note the difference in AROM utilization on these routines between this attempt and the first attempt. The Load routine for the first attempt, which handled all 16 Load commands took a total of 166 microinstruc-However, by reorganizing memory and file allocations tions. the Load routine in the second attempt took only 86 instruc-In fact the number of microinstructions required to tions. code the Load routine and the Store routine, 26 MIX instructions, totaled only 136 words of AROM. Details of these routines can be found in Chapters V and VI.

Opcodes 39-63 Jump Instructions Enter and Increment Instructions and Compare Instructions

The only major problem encountered with these instructions was the problem previously discussed concerning sign plus_magnitude addition and subtraction. After this problem was solved these routines proved trival. Chapters V and VI contain details in these instructions.

Opcodes 34-38 Input/Output Instructions and the Interrupt Handler

The MIX I/O routines are by far the most involved in the MIX emulator. MIX is designed so that the user need not worry about details of Input/Output. All MIX Input/Output occurs in concurrent mode; the user initiates the operation and then is free to perform other work. At some later time the user checks if the operation has completed via a Jump Busy (J-Bus) or a Jump Ready (J-Red) instruction. Figure 3.19 gives the complete table of MIX Input/Output equipment, all of which is optional. (1).

Figure 3.19

Unit number	Peripheral Device	Record Size
t	tape unit no. t (0 < t<7)	100 words
d	disk or drum unit no. d (8 <d<15)< td=""><td>100 words</td></d<15)<>	100 words
16	Card Reader	16 words
17	Card Punch	16 words
18	Printer	24 words
19	typewriter and paper tape	14 words

Each device has an associated fixed length record size. Transfers to and from the magnetic units involve full MIX words, sign and five bytes. Input or Output to the other devices is by character code, thus on Input signs are set to zero, and on Output signs are ignored.

The format of the Input/Output instructions is a little different from the rest of the MIX instruction repitoire. The opcode is, of course, used to indicate which I/O instruction the user wishes to execute. The F-field is used to denote which device is to be activated, and the memory address, which may be indexed, points to the first word of the buffer area to be used. The length of this buffer area is determined by the device chosen, (F-field) and by Figure 3.19.

Emulation of MIX I/O instructions was difficult because all the work associated with Input/Output must be performed by the microprogram. The MIX user provides the emulator with three parameters; (1) the direction of transfer, (2) the device number, and (3) the buffer address. After this presentation of parameters the microprogram is responsible for the remainder of the operation. The problem of writing these device handlers was complicated by the way the Microdata 1600/30 devices work. Of the MIX devices described in figure 3.19 the following were implemented.

Figure 3.20

Unit Number	Peripheral Device	Record Size
14	Disk Drive	32 words
15 ·	Disk Drive	32 words
16	Card Reader	16 words
18	Printer	24 words
19	typewriter and paper tape	14 words

Due to differences in the peripheral controllers, these four devices employ three different types of Input/Output. The card reader and printer work in concurrent interrupt mode. In this mode the device controller generates a concurrent I/O request (interrupt) each time it is ready to perform a data transfer. Each data transfer involves sending or receiving a single byte of information. The typewriter and paper tape (teletype) work in byte mode. This mode of Input/ Output is the simplest of all I/O schemes. No interrupts are available in byte mode operations. The microprogram must repeatedly sample the teletype controller status byte and test if the controller is ready to transfer a byte of data. When the controller is finally ready, a single byte of data can be transmitted either to or from the teletype. The disks employ a mode resembling the I/O described for MIX. A Direct Memory Access (DMA) port is used by the disk controller to handle disk I/O. This port provides a direct path between main memory and the specified disk drive.

Therefore, no microprogram intervention is required once the operation has been initiated. The microprogram starts a disk operation by sending four parameters to the disk controller as follows:

(1) Device Address;

- (2) Section Address;
- (3) Starting Memory Buffer Address;
- (4) Ending Memory Buffer Address.

Once this information is received the transfer takes place automatically.

The remainder of the Chapter is divided into three sections. Section one presents the card reader and printer handlers. Section two explains the teletype handler and section three deals with the disk handler.

Card Reader and Printer

Three major problems were encountered in writing the I/O handlers for the card reader and printer. The first problem was to develope a scheme to perform block transfers. This can be accomplished by setting a counter equal to the number of bytes to be transfered and saving the address of the buffer area. Then when a concurrent request is recognized the microprogram adjusts the counter and the memory address and performs the transfer. However, if the I/O is to be concurrent, the user must be allowed to execute MIX instructions between data transfers. This implies that the concurrent counter and buffer address cannot be saved in the file registers, since some MIX instructions use all of the files in the course of their execution. Thus these concurrent I/O values were stored in dedicated surplus memory bytes. As a result these counters are invisible to the MIX-user.

. .

As shown in figure 3.21, the execution of an In command to the card reader or an Out command to the printer occurs in three steps. First the status of the unit involved is polled to see if the controller is currently performing an I/O operation. If the unit is busy then the microprogram loops through the interrupt subroutine until the unit is ready. At this point a command is issued to the device controller to arm the concurrent interrupts and to begin an I/O operation. The concurrent count is then assigned its proper value, either 80 for the card reader or 120 for the printer, and this value along with the instruction memory address, files P9 and P10 are read out to the corresponding dedicated memory locations.

Recall from figure 3.12 that the interrupt routine is executed immediately prior to fetching the next MIX instruction. It is this routine that actually performs the data transfers once a concurrent operation has begun on the card reader or printer. Figure 3.22 illustrates the handling of concurrent interrupts by the interrupt subroutine. If a concurrent request has occurred, the request is acknowledged





Figure 3.22



and the requesting device responds by supplying its device address. The interrupt routine examines this device address to determine which device is requesting service. Once this has been determined the devices concurrent values are fetched from main memory. These counters are adjusted and the specified transfer occurs. The concurrent counter is then tested if it is still positive the counters are written back out to main memory. However, if the counter is zero or negative the interrupting device is disabled and interrupts for this device are disarmed.

The second problem in designing the concurrent I/O routines concerned the card reader's character code. The card reader uses the EBCDIC character code while the other devices Therefore, translation. from EBCDID to ASCII use ASCII. must occur before a card image can, for example, be listed on the printer. This conversion involves a simple table look up. The high order two bits of the incomming EBCDIC character are masked off and the low order bits are then used as an index into the ASCII table to retrieve the corresponding character. Since MIX provides no logical operators this masking operation is rather involved if the MIX user must perform the conversion. Therefore, the EBCDIC . to ASCII conversion was performed in the microprogram. This was rather expensive in terms of AROM utilization. There are 64 characters in the ASCII code. However 128 AROM locations were required to hold the table. This resulted from

the lack of a microinstruction of the form;

Figure 3.23

Opcode	file register	AROM address
[

. .

.

Load the specified file register with the contents of the given address.

The only Load instructions are Load Immediate instructions, where the literal in the low order 8 bits of the instruction are loaded into the specified register. As a result each entry in the ASCII table was composed of two microcommands. The first was a Load immediate instruction, the second was a Jump instruction. The microprogram that converts from EBCDIC to ASCII works as follows:

- AND off the high order two bits of the EBCDIC character;
- 2. Shift the remaining 6 bits one place left;
- 3. Move the register containing these bits to the L register (This creates a multiply way branch, for now the low order 8 bits of the microlocation counter have been altered).
- 4. A branch to the ASCII table occurs where the correct ASCII character is loaded into a predetermined file register;

5. A Jump back to the card reader routine occurs;6. At this point the conversion process has been accomplished.

The third problem encountered also concerned the card reader. The Microdata 1600/30 and the card reader controller were designed to recognize certain error conditions such as, pick failure, hopper empty, and illegal Hollerith Codes. When such an error is detected an external interrupt is generated. However, MIX does not specify how these interrupts should be handled. Therefore, two high core MIX words were dedicated to the card reader to allow the user to handle these I/O errors. If an external interrupt from the card reader is encountered the interrupts routine stores the card reader status byte and the contents of the MIX location counter in one of these dedicated locations and then loads the MIX location counter with the address of the other dedicated location. Thus the next instruction will be fetched from this interrupt address. If the user wishes to halt anytime a card reader error occurs, he simply loads this location, prior to run time with a MIX Halt instruction. If thes user wants to handle the error, then a Jump instruction should be placed at this location which will cause control to be transfered to the users error routines. Following the execution of the error routine, the user can load the old contents of the MIX Location Counter into the address portion of a MIX Jump instruction

and jump back to section of MIX code being executed when the error occurred.

Typewriter and Paper Tape


The typewriter and paper tape station available on the Microdata 1600/30 is a 10 baud full duplex teletype. This device works in byte mode and no interrupts are set by the controller. This presented several problems. First, if teletype Input/Output was to be performed concurrently with the execution of MIX instructions the interrupt routine must handle all but the I/O intialization. However, since no data ready interrupts were available, some other mechanism had to be developed to time data transmissions due to the slowness of the teletype. The teletype could be polled on each execution of the interrupt routine, however, this routine is executed approximately once every 40 microseconds and the teletype transmits only 10 characters per second. Thus polling each time the interrupt routine was entered seemed somewhat extreme. The only other timing device available was the Microdata real time clock. This hardware clock generates an internal interrupt once every millisecond. This is still 100 times faster than the teletype; however, it was an improvement over a few cycle times. This interrupt scheme along with four dedicated bytes of surplus memory solved the teletype problem. Three of these dedicated bytes were used to provide the memory buffer address (16 bits) and the byte counter, as with the

card reader and printer. The fourth byte was used as an internal MIX status byte for the teletype. One bit of this byte was labeled the "controller ready bit". If this bit was a one the device was ready to begin an I/O operation. If this bit was zero then the teletype was still involved in an I/O operation started previously. This bit was used both in the In and Out routines as well as in the interrupt routine. The In and Out routines loop through the interrupt routine until this bit becomes a one. The interrupt routine test this bit upon receiving a real time clock interrupt. If this bit is one then the teletype routine is skipped. If it is a zero an attempt is made to transfer a byte of data.

Four other bits of this internal MIX status bytes were assigned functions also. One bit was dedicated as an input flag and one as an output flag. This was necessary in order to determine which operation was to be performed.

One bit was used to remember when to send a line feed. In case of either teletype Input or Output, once 14 words have been transmitted a carriage return and line feed must be sent. The interrupt routine recognizes the need to send a carriage return when the counter goes to zero. Upon sending the carriage return the line feed flag is set to 1. The next time the teletype is polled, the interrupt routine finds the counter zero and the line feed flag turned on. The interrupt routine then sends a line feed and resets the internal status controller ready bit to a one.

The other dedicated bit in the internal status bit of the teletype is used to reflect input characters back to the typewriter (teletype is full duplex). When in Input mode, the interrupt routine must receive characters from the keyboard and then send this character back to the printing ball, so the characters being input will be written on the teletype However, this reflection cannot be done immediately. paper. The reflection must occur the next time the teletype is ready Thus when a character is input from the to receive data. keyboard, the interrupt routine receives the byte and stores it in the location specified by the memory address counter. However, the memory address counter and byte counter are not updated at this time. The interrupt routine turns the input bit off and turns on the reflection and output bits. The next time the teletype is ready the interrupt routine finds the output bit on so the data byte pointed to by the memory address counter is output and the counters are adjusted and read back to memory. The interrupt routine then tests to see if the reflection flag is on. If it is not, the interrupt routine leaves the teletype handler and proceeds to find other inter-But if the reflection flag is on, the interrupt routine rupts. turns this bit and the output bit off and turns the input bit on. Figure 3.24 illustrates the format if the teletype internal status byte.




Figures 3.25 and 3.26 present a general flowchart of the teletype internal status byte.


At this point a word concerning Input/Output timing seems appropriate. What quarentee is there that the interrupt routine will process I/O interrupts fast enough to avoid losing any information? This problem is most serious on the card reader since it is faster than the teletype. If there exist a MIX instruction whose execution time is longer than the time between card reader interrupts, then it is possible to miss information, for example, the routine might only receive every other byte. The printer is faster than the card reader, but once the printer is ready to receive a data byte, it will stay ready as long as no outside intervention occurs. However, when the card reader interrupts to request a transfer, this interrupt must be answered within a certain time frame or else the next byte of information will

Figure 3.25

Teletype In and Out Instructions

• •





. .

- - .

arrive, overlaging the previous byte.

To show that the microroutine is fast enough to handle the card reader, the longest possible MIX instruction cycle time must be shown to be shorter than the shortest possible interval between data signals. Figure 3.27 shows how an upper bound on the longest path through the MIX emulation can be found.

Figure 3.27

- Execution of the fetch routine requires
 44 clock pules (200 nanosecond pulses).
- The memory address and decode routines contain no loops and the total number of instructions involved in both routines is 127. This includes all possible paths.
- 3. The interrupt routine is 215 instructions long. Note: Card reader interrupts are handled first by this routine.
- The longest MIX instruction is the Char instruction which is 116 commands long, some sections of which are executed 10 times.
- 5. An upper bound on the worst case is thus 44 + 127 + 215 + 116 * 10 = 1546 clock pulses.


The data signal from the card reader lasts, in the worst case (allowing for skewness and taking only the highest light signal), at least .5 milliseconds or 500,000 nanoseconds

 $(.5 * 10^{-3} = 500,000 * 10^{-9})$. One clock pulse occurs every 200 nanoseconds on the Microdata, so each data signal lasts 2,500 clock pulses, safely more than the 1544 required.

Disks

The disk drivers were the simplest I/O handlers written due to the hardware available on the Microdata. However, several problems were encountered. Knuth specified that each disk record should consist of 100 MIX words. This works out to 800 Microdata bytes. However, the smallest addressable block on the Microdata disk is 256 bytes long. Thus to accommodate 800 bytes, three full sectors plus 32 bytes of a fourth sector are required. This wastes the remaining 224 bytes of the fourth sector. The disk record size was therefore made to be variable in length, with the hope that MIX users would use records sizes that are multiples of 32 MIX words. The length of the disk record in MIX words to be read or written is placed in bytes 2 and 3 of the X register.


The X register is also used to select the beginning sector address, (bytes 4 and 5); however, the MIX user must use the Microdata's scheme for addressing different sectors of the disk. Figure 3.28 gives the addressing format as well as the format of the X register. Figure 3.28 appears on the following page.



. .

```
0 - removable 0 - 202 0 - Top 0 - 23
1 - fixed 1 - Bottom
```

The other problem encountered concerned the IOC instructions when this instruction is executed with the disk as the selected device, the disk read/write heads are to be positioned to the cylinder address found in the X register. This is not possible on the Microdata since once the Seek command is given the heads are positioned and the I/O must follow immediately. Figure 3.29 gives a general overview of the disk operation. Figure 3.29



IV. USER'S GUIDE

This Chapter provides a user's guide for the MIX 1009 machine as emulated on the Microdata 1600/30. Two sections are presented; the first explains the functions of the system-console as they pertain to the MIX 1009 machine. For more information on the 1600/30 console see <u>Microdata</u> (3); the second section explains the ten dedicated MIX memory locations.

System Console


Figure 4.1 presents a frontal view of the Microdata 1600/30 console. This console provides the user with the hardware to cold start the MIX machine and to execute and debug MIX programs.

1. Key-Lock Switch

This switch can be turned to one of three positions. The key-lock switch should be set to the ON position when using the MIX 1009 machine. This supplies power to the CPU and enables the PANEL mode switch.

2. Machine State Control Switches

This group of five momentary contact switches are activated when pressed down. Each switch is described below:



'1

A. RESET Switch

When pressed this switch clears and halts the CPU. It is used only during COLD START (Refer to MIX COLD START Procedure).

B. CLOCK Switch

When the CPU is the RUN state, pressing the CLOCK switch forces the CPU to halt after executing the current microcommand. When the CPU is in the HALT state, pressing the CLOCK Switch forces the CPU to fetch and execute the next microcommand and then halt.

C. INT Switch

When the INT switch is pressed, a console interrupt is recognized by the MIX 1009 machine. This invokes the MIX initialization sequence (Refer to MIX COLD START Procedure).

D. STEP Switch

Pressing the STEP switch forces the MIX processor to execute the next MIX instruction and HALT. When the HALT occurs the M display may be selected and the address of the next MIX instruction, in binary will appear on the 16 data lights.

E. RUN Switch

Pressing the RUN switch places the CPU in the RUN state. The CPU remains in this state until a

halt instruction is executed or until the CLOCK, STEP, INT or RESET switch is pressed.

3. PANEL MODE Switch

When the key-lock switch is in the ON position and the PANEL MODE switch is in the UP position the MIX processor will execute MIX instructions when placed in the RUN state. When the key-lock switches in the ON position and the PANEL MODE switch is in the DOWN position most of the MIX registers can be displayed and modified via the DATA switches and the CLOCK switch.

4. Machine State Indicator Lights

When the RUN indicator is lit the CPU is in the RUN state. When the HALT indicator is lit the CPU is in the HALT state.

5. Panel STATUS Indicator Lights

When the key-lock switch is set to LOCK, the LOCK indicator comes on. When the key-lock switch is set to On and the PANEL MODE switch is down, the PANEL light comes on.

6. DATA Switches

When the PANEL INDICATOR is off, all 16 DATA switches should be in the UP position. When the PANEL INDICATOR is on the 16, DATA switches can be used to display and modify most of the MIX registers. The DATA switches are numbered from 0 to 15, starting from the RIGHT. A binary 1 is indicated when a DATA switch is down, a binary zero is indicated when the switch is up.7. Address Stop Indicator

This indicator is not used by the MIX 1009 machine. 8. <u>Scan Indicator</u>

This indicator is not used by the MIX 1009 machine. 9. <u>SENSE Switches</u>

These four switches are used by the MIX 1009 machine during COLD START and BOOTSTRAP operations.

10. DATA Display

The 16 DATA display lights allow the MIX user to view, in binary, the address of the next MIX instruction or the current contents of a selected MIX register. A binary 1 is indicated when a data light is on, a binary 0 if the light is off.

11. DISPLAY SELECT Push Buttons

These push buttons select the source of the data displayed on the 16 DATA display indicators. The L and C push buttons are not used on the MIX machine.

M-Core Memory Address

This button is depressed when the MIX user is executing a program via the STEP switch. When the M button is selected and the STEP switch is depressed the address of the next MIX instruction will appear, in binary, on the DATA display indicators.

D-DATA

The D push button is selected when the MIX user is examining and /or changing the contents of MIX registers via the PANEL, DATA, and CLOCK switches.

12. AROM Control Switches

The-LINK CONTROL switch, MANUAL OPERATION switch and CONTROL MODE switch control the operating environment of the Alterable Control Memory (ACM). All three switches should be DOWN for proper operation of the MIX 1009 machine.

13. COLD START Button

The disk controller allows the Microdata 1600/30 to cold start from a loader program stored on a disk drive. Pressing the COLD START Button causes the first 256 bytes of the removable platten on drive 0 to be loaded into the first 256 bytes of core memory.

MIX Console Procedures

The MIX user has available five major Console Procedures. The MIX user can COLD START the MIX 1009 computer, BOOTSTRAP an object program into memory, STEP through MIX programs one instruction at a time, DISPLAY most MIX registers, and MODIFY most MIX registers. The following is a detailed discussion of each procedure.

MIX COLD START Procedure

The microprogram that defines the MIX 1009 program on the Microdata 1600/30 resides in the Microdata's Alterable Control Memory. This ACM is a volatile memory, the contents of which are filled with binary ones each time the AROM CONTROL MODE switch is placed in the UP position. Each time this occurs and before a MIX program can be loaded the MIX emulator must be reloaded into the AROM. This procedure is called a MIX COLD START. The COLD START hardware and loader program are the same as the ones used to perform initial program loads for the operating systems on the Microdata 1600/30. Pressing the COLD START Button causes the first sector (256 bytes) of the removable disk of drive zero to be loaded into the low 256 bytes of memory. Pressing the RUN switch causes this loader program to begin execution. This program can load any of four systems. The user specifies which system is to be loaded by setting the system CONSOLE SENSE switches. To specify the MIX emulator, SENSE switches 4 and 3 should be UP and SENSE Switches 2 and 1 should be DOWN. The COLD START load routine, upon testing these switches, will read into memory the AROM Load Program and the MIX eumulator and jump to the beginning of the AROM Load Program. The AROM Load Program then loads the AROM with the MIX emulator.

The AROM Load Program will inform the user of any errors that occur during transmission. When the AROM has been successfully loaded the CPU will halt. Then, when the RUN switch is pressed the MIX 1009 computer will begin executing MIX instructions. The MIX COLD START Procedure is-as-follows:

- 1. Turn the Key-Lock switch to the On position;
- Set the DATA switches and the PANEL MODE switch UP;
- 3. Set the AROM CONTROL switches DOWN;
- Flip SENSE Switches 3 and 4 UP, and SENSE switches 1 and 2 DOWN;
- 5. Press the CLOCK SWITCH;
- 6. Press the RESET switch;
- 7. Press the COLD START Button;
- 8. Press the RUN switch.

If an AROM load error occurs the user can attempt a reload as follows;

- 9. Set SENSE switches 2, 3, and 4 UP. Set SENSE switch 1 DOWN;
- 10. Press the RUN switch;

If an AROM load error does not occur or occurs but the user wishes to ignore the error, then:

- 9. Set SENSE switches 1, 3, and 4 UP; set SENSE switch 2 DOWN;
- 10. Press the RUN switch.

BOOT STRAP Procedures

The BOOTSTRAP procedure allows the MIX user to load the first MIX program into memory, after the MIX emulator has been loaded. The BOOTSTRAP Procedure is emulations's implementation of Knuth's GO button. When Knuth's GO button is pressed, a single card is read from the card reader into MIX locations 0000-000F. When the card reader is no longer busy, the MIX computer begins executing the program just read from this card starting at location 0000. The BOOTSTRAP Procedure corresponding to Knuth's GO button is as follows:

- 1. COLD START the MIX 1009 computer;
- Place the load program card in the card reader and ready the card reader;
- 3. Set SENSE switch 4 DOWN and the other SENSE switches UP;
- 4. Press the INT switch;
- 5. Press the RUN switch.

STEP Procedure

The STEP Procedure may be invoked at any time the user wishes to execute a single MIX instruction at a time. This procedure is as follows:

- 1. PRESS the M DISPLAY SELECT push button;
- 2. Press the STEP Switch.

Each time the STEP switch is pressed one MIX instruction is executed and the address of the next MIX instruction to be executed will be displayed in binary on the DATA DISPLAY INDICATORS. The user should note the I/O instructions will not work correctly if they are executed by pressing the STEP switch, since the I/O devices work separately from the CPU.

DISPLAY MIX Registers Procedures

It is possible for the MIX user to display most of the MIX registers whenever the MIX 1009 computer is halted, (i.e. when the HALT Machine Indicator Light is ON). The MIX A, X, J. Instruction Counter, Overflow Toggle and Comparison Indicator can be displayed one byte at a time whenever the HALT light is on. However only one Index register is available for display at any given time. The MIX registers emulated in the Microdata's 30 general puropse registers as shown in figure 4.2. These 30 general purpose registers are divided into two files, the Primary files P1-P15 and the Secondary files S1-S15. Only one set of files may be addressed at any one time. When the STEP switch is pressed, the Primary files are selected and any byte of the A register or of the Instruction Counter can be displayed. If information in the Secondary files is to be displayed the Secondary file must first be selected. Once this has been done, any byte in the Secondary files, S1-S15, can be displayed. If

Figure 4.2

.

	ЕТ	IIIZN	IO PSO		
A Register	sign	P1	sign [.]	S1	
	1 st byte	P 2	1 st byte	S2	
	2 nd byte	P3	2 nd byte	S3	X Register
	3 rd byte	P4	3 rd byte	S4	
	4 th byte	P5	4 th byte	S 5	
	5 th byte	P6	5 th byte	S6	
Free work Register		P7	OLEG x iii	S7	Overflow, Comp., & Index Map
Instructio Register	sign	P8	sign	S8	
	Al address-ho	P9	l st byte	<u> </u>	Index Register i
	A2 address-lo	P10	2 ^{sd} byte	S10	
	I index spec.	P11		<u>\$11</u>	
	F field spec.	P12		S12	Free work Registers
Instructic Counter	C opcode	P13		S13	
	ⁿ 1 st byte-ho	P14	l st byte-ho	S14	Jump
	2 nd byte-lo	P15	2 ^{sd} byte-lo	S15	Register

.

the user wishes to check again some information in the Primary files, the Primary files must first be selected since the Secondary files are currently the ones available for display. The procedures for displaying information, and selecting the Secondary and Primary file follow:

Select Secondary Files Procedure

- 1. Load the following bit pattern into the DATA
 - switches: 0001 0000 1000 0000 (108016)
- 2. Set the PANEL MODE switch to the DOWN position;
- 3. Press the CLOCK switch.

Select Primary Files Procedure:

Note: The Primary files are automatically selected when the STEP switch is pressed. This procedure need be involked only when the user has pressed the STEP switch and then performed the Select Secondary Files Procedure and now wishes to select the Primary files once again.

 Load the following bit pattern into the DATA switches: 0001 0000 0100 0000 (1040₁₆);
 Set the PANEL MODE switch to the DOWN position;

3. Press the CLOCK switch.

Display Primary File Register

1. Select Primary files either by pressing the STEP switch or by performing the Select Primary Files Pro.;

- 2. Press the D DISPLAY SELECT Push button;
- Set the PANEL MODE Switch to the DOWN position;
- 4. Load the following bit pattern into the DATA switches 1100 XXXX 0000 0000 (CX00₁₆) where XXXX is the binary equivalent of the file number to be diaplayed. For example to display Pl1 enter 1100 1011 0000 0000 (CB00₁₆).
- 5. Press the CLOCK switch.

The contents of the file register selected will appear on the eight right hand DATA DISPLAY lights.

Display Secondary File Register Procedures

This procedure is the same as the Display Primary File Register Procedure, only in Step 1 the Secondary files must be selected instead of the Primary files.

Note from figure 4.2 that Secondary file registers S8, S9, S10 are dedicated to Index register i. This is the only one of the six MIX Index registers that can be displayed. The user can determine which of the six Index registers is occupying these locations by examining the low order three bits of Secondary file register S7.

Modify MIX Registers Procedures

MIX registers can be modified one byte at a time. The procedure is similar to the Display Procedures. The Procedure is as follows;

- Determine from figure 4.2 the location of the MIX register to be modified.
- Using the Select Files Procedure select the proper set of file registers.
- 3. If required the user may now display the contents of the chosen MIX register;
- 4. Set the PANEL MODE switch DOWN;
- 5. Enter the following bit pattern into the DATA switches: 0010 XXXX YYYY YYYY, where XXXX is the binary equivalent of the file number to be loaded, and YYYY YYYY is the 8 bit binary value to be loaded. For example, to load file 3 with a decimal 18 set the DATA switches to 0010 0011 0001 0010.
- 6. Press the CLOCK Switch.
- The user may now display the new contents, change them again, or change some other register.

Note: After Displaying or Modifying registers the user must raise the PANEL MODE switch before pressing the STEP 62 RUN switch. The user need not select the Primary files before executing the next instruction, as the MIX emulator will reset the CPU to the Primary files upon leaving the STEP Sequence.

Dedicated MIX Memory Locations

The last ten words of MIX memory have been dedicated to specific functions of the MIX machine figure 4.3 and the description that follows explains these functions.

Note: MIX users should never use the last 18 locations of memory as buffer area for disk operations as certain values which are transparent to the user would be destroyed if the disk were allowed to input data to this area.

MIX Words OFF6-OFF7

Illegal address, Illegal Opcode, Illegal Device, Trap Locations

An attempt by the MIX user to execute an instruction containing an illegal address, opcode, or device number, invokes the MIX User Abort Sequence. This sequence causes the execution of the following two steps:

> The current contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF 7.

Note: The address of the illegal instruction is the contents of the Instruction Counter minus one.

Figure 4.3 MIX Address			
Hexidecimal	Decimal	Format	Function
OFF6	4086	7//////	Abort Instruc- tion
OFF7	4087		Abort Return Address
OFF8	4088		Hopper Empty Instruction
OFF9	4089		Hopper Empty Return Address
OFFA	4090	///////////////////////////////////////	Card Reader Error Instruc- tion
OFFB	4091		Card Reader Error Return Address
OFFC	4092		Disk Error Instruction
OFFD	4093		Disk Error Return Ad- dress
OFFE	4094	P C MD DD	P - Printer Status C - Card Reader Status
	۲		MD - Major Disk Status
	•		DD - Diagnostic. Disk Status
OFFF	4095	L1 L2 C1 C2 C3	$ \begin{array}{ccc} \text{L1} & - & \text{MSB} \\ \text{L2} & - & \text{LSB} \\ \text{C1} & - & \text{MSB} \\ \text{C2} & - & \\ \text{C3} & - & \text{LSB} \end{array} $ of MIX Clock

.

•

 The Instruction Counter is loaded with OFF 6 and execution continues, beginning with the instruction found at OFF 6.

To use this facility the user should load MIX location OFF 8 with either a Halt instruction or a Jump instruction. If the Halt instruction is used the MIX processer will halt when an illegal instruction is used. The MIX processer will halt when an illegal instruction is encountered. However, the iser may wish to weite his own routine to handle illegal instructions, for example, a core dump routine. In which case OFF 6 would contain a Jump to this routine. The user can also choose to continue processing by jumping to the address found in the (1:2) field of location OFF 7.

MIX WORDS OFF8 - OFFD

Card Reader Trap Locations

A. Hopper Empty Trap Location

An attempt to execute an IN instruction directed to the cardreader when the hopper of the card reader is empty invokes the Hopper Empty Trap Sequence. This sequence causes the execution of the following two steps:

 The contents of the MIX instruction Counter are written into the (1:2) field of MIX word OFF 9.

Note: This is the instruction immediately following the interrupting IN instruction. The IN instruction has not been executed

- The Instruction Counter is loaded with OFF8, and execution continues, beginning with the instruction found at OFF8.
- B. Illegal Character Code or Mechanical Failure Trap Location

Failure of the card reader to recognize a character punched on the card currently being read or failure to correctly pick the next card invokes the Illegal Character Code or Mechanical Failure Trap Sequence. This sequence causes the execution of the following three steps:

 The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF B.

Note: This is the next instruction to be executed.

- The card reader status byte is stored in the (3:3) field of MIX word OFF E.
- The Instruction Counter is loaded with OFF A, and execution continues, beginning with the instruction found at OFF8.

MIX Words OFFC - OFFD

Disk Trap Locations

If a disk error is sensed by the disk controller, the Disk Trap Sequence is invoked. This sequence occurs in three steps.

> The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFFD.
> Note: This is the next instruction to be

executed.

- The Disk Major Status is written into the (5:5) field of MIX word OFFE. The Disk Diagonistic Status is written into the (4:4) field of MIX word OFFE.
- 3. The Instruction Counter is loaded with OFFC, and execution continues.

MIX Word OFFE

MIX I/O Status word

Following the completion of card reader, printer or disk I/O operation the status of the device involved is stored in MIX word OFFE. The user can sample this word to determine the outcome of the last operation. Figure 4.4 gives the format for each status word.

MIX Word OFFE

Figure 4.4 Bit = 1Printer Ready -Print buffer ready to accept Printer character Status Byte Bit = 1Card Reader ready Data ready for Input to Card Reader Computer Status Byte Input hopper empty -EBCDIC error -Mechanical error -Drive number Error detected-examine DIA. Disk Major Status Status Byte Controller ready Cylinder Seek error • Returned Disk not ready Sector not found Disk Diagonistic DMA channel overrun (Data Status Byte lost) Hender check code error Data check code error Write attempted on a protected sector

Disk address comparison error

:

MIX Word OFFF

MIX Load Address and MIX Real Time Clock

When one cold starts the MIX processer or when the PANEL Interrupt Switch is depressed, the MIX processer is reset and the Instruction Counter is loaded from the (1:2) field of MIX word OFFF. Also at these times the MIX Real Time Clock counter, field (3:5) of this word, is set to zero. This field is incremented by one every millisecond while the processor is running.

:

V. FLOWCHARTS

. .

- I. Driver Routines
 - A. GO
 - B. FETCH
 - C. ADDRESS
 - D: DECODE
- II. Instruction Repertoire
 - A. ADD and SUB
 - B. MUL
 - C. DIV
 - D. NUM
 - E. CHAR
 - F. SHIFT
 - G. MOVE
 - H. LOAD
 - I. STORE
 - J. INPUT/OUTPUT
 - K. JUMP
 - L. ENTER
 - M. COMPARE
- III. Subroutines
 - A. ABORT
 - B. ERROR
 - C. Z11, Z6, Z4

D. L.R

-

- E. ID.IX, IDIX, .IDIX
- F. ICOX
- G. I.DOX, IDOX
- H. .OUT, O.UT, I.OUT
- I. .IN-
- J. ISKIP
- K. INDEX Supervisor, PAGE, VIA, VINDEX

:


- L. INTERRUPT
- M. PRINTER, T.OUT
- N. READER, T.IN
- **O.** IREADER
- P. IDSK


I. Driver Routines


:

۰.


-









• •









II. Instruction Repertoire


•




. •

• •











137


i















• •













÷









.




:





.

•





.

-


-

٩,







• •





:


-



































III. Subroutines


.


.


:

.












:









M**≪**-X'7F Read Full Cycle N**∢-**P7 Р84-Т Read Full Cycle P7,N◀-P7-1 P13 -T Read Full Cycle P7,N**∢-**P7+1 P124-T 1


- -





• •



. . .










.

• •







CHAPTER VI. MICROPROGRAM LISTINGS

,

.

.

.

.

:

÷

TMS CMS PMS LDL ISK VNN ITT IPR ADI ADK SN JPR

Unused Names...

. .

.

185

.

.

0600	ORG	X106001	
003F	HICORE EQU	XI3FI	
0002	TOS EQU	X1051	
007B	TOS EQU	X1781	
0070	BOOT EQU	XT7CT	ADDRESS OF BOOT STRAP PROGRAM
00F8	BOOT EQU	XIF8Ì	
0076	TCNF" EQU	X+76+	
0077	TSTAT EQU	X1771	
007E	TMSB EQU	XI7EI	
007F	TLSB , EQU	X17F1	
0087	CCNT EQU	X1871	
008E	CMSB EQU	X18E1	
008F	CLSB EQU	X18F1	
0097	BASE EQU	X1971	BASE ADDRESS FOR INDEXEREG,
0097	PCNT EQU	X1971	·
009E	PMSB EQU	X19E1	•
009F	PLSB EQU	X19F1	
0000	HSAVE EQU	XICOI	
8 O O C 8	HADD EQU	XICBI	
00B0	ABTADD EQU	XIB01	ABORT ADDRESS
0089	ABSAVE EQU	X1891	ABORT RETURN ADDRESS
0000	CIADD EQU	XIDOI	
0008	CISAVE EQU	XTDBT	
00E0	DADD EQU	XIEOT	
00E8	DSAVE EQU	X1E81	
0072	PSTAT EQU	X1E51	PRINTER STATUS
00F3	CSTAT EQU	X1F31	CARD READERESTATUS
00F4	DSTATD EQU	X+F4+	DISK DIAGONSTIC STATUS
	t	DSTATD +	1 IS THE DISK MAJOR STATUS
00F9	LDMSB EQU	X1F91	MSB MIXESTART ADDRESS
OOFA	LDLSB EQU	XIFAI	LSB MIXESTART ADDRESS
OOFB	CLOCK EQU	XIFBI	MSB OF CLOCK (3 BYTES)
OOFD	CLOCK EQU	XIFDI	LSB OF CLOCK (3 BYTES)

.

		. .				— . —	
			-	THIS	ĮS	THE	INITIALIZATION ROUTINE ******
		*					
		****		k			
		*BOX	EM	*			

0600		GO		CIO	0		CLEAR I/O CONTROL REGISTER
0601	1708			EEI			ENABLE EXTERNAL INTERRUPTS

		*B0X	£N I	k r			
		****	***	h i			
0602	1720		1	ERT			ENABLE REAL-TIME CLOCK
		****	***	h			
		*80X	£O 🕚	ł	ZE	RO CL	"OCK
		****	***	k			
0603				, F		CLOCK	<
0604				M		CORE	
0605			1	NMF		(N)	•
0606				_ T	XT	001	
0607			1	NMF	8,	I,(N)	
0608			1	NOP			
0609	A8D3			NMF	8,3	I,(N)	
		*					Y TO READY
060A	2877		1	. P		TSTAT	
060B	A813			NMF		(N)	
0600				.1		011	
	· •	****				•	
		*BOX	EP 1	ŧ			

060D	1080		:	SSF			
060E				ZOF	7		
060F	-			SPF	-		
0610				F	8.1	DMSE	3 LOAD STARTING ADDRESS MSB
0611				RMF	•	(N)	
0612				NOP	•		
0613				CPY	14	• T	
0614	-			RMF		I, (N)	
0615				NOP	- # (• • • • •	
0616				CPY	15	• T	
0617				SFL	15	, ,	
0618				SFL	14	• L	
0619				SFL	15	-	
061A				SFL	14	• L	
061B				SPL	15	-	
0610				SFL	14	. L	
061D				HLT	• 7		
061E				_U	XI	001	
061F				SS	7	•••	ENTER SENSE SWITCHES
0620				TN	-	x1801	
	- · - V				* # *		· INCLINE CHEVEN DUCIDINAL

0621 1C24 0622 2E7C 0623 2FF8 0624 07E1

JP	**3
LF	14,800T
Ϊ.F	15, BOOT
ĴE	FETCH
	•

.

••

•

.

.

.

•

PAGE 189	
	 THIS IS THE EBCDIC TO ASCII CONVERSION TABLE USED BY THE CARD READEREROUTINE
0625 27A0 0626 1DAQ	ASCII LF 7,X'AO' JP RB
	 THIS ROUTINE CONVERTS EBCDIC CHARACTERS INTO ASCII CHARACTERS
	 FIRST THE EBCDICT CHARACTERS ARE BROKEN INTO FIVE GROUPS CROUPS
	 GROUP 1 * SPECIAL CHARACTERS CODES 40*7F THESE CODES MUSTEBE LOOKED UP IN THE ASCII TABLE
	 GROUP 2 - LETTERS A - I, THESE ARE CORRECT GROUP 3 - LETTERS J - R, TO CONVERT THESE
	 TO ASCII SUBTRACTEX!07! GROUP 4 = LETTERS S = Z, TO CONVERT THESE
	 SUBTRACT XIOFI GROUP 5 NUMBERS, TO CONVERTETHESE
0627 677F	* SUBTRACT X1401 EBCDIC CP 7,X17F1 TEST FORESPECIAL CHARACTERS
0628 1C47 0629 6736	JP SPCHAR SPECIAL CHARACTER CP 7,X1361 LETTERS A = I
062A 1DA0 062B 6726	JP RB A = I CP 7,x1261 TEST FOR J = R
062C 1C31 062D 6716 062E 1C33	JP D1.09 CHARACTERS J = R CP 7.X1161 TEST FOR LETTERS S = Z JP E2.E9 S = Z SUBTRACT X10F1
062F 37C0	MUST BE A NUMBER AF 7,X†C01 SUBTRACT£X†401
0630 1DA0 0631 37F9	JP RB D1,D9 AF 7,X1F91 SUBTRACT£X1071
0632 1DA0 0633 37F1	JP RB E2,E9 AF 7,XIF11 SUBTRACTEXIOFI
0634 1DA0 0635 1000	JP RB NOP FREE LOCATION
0636 1000 0637 1000	NOP FREE LOCATION NOP FREE LOCATION
0638 1000 0639 27DC	NOP FREE LOCATION LF 7,x'DC'
063A 1DA0 063B 27AE 063C 1DA0	JP RB LF 7,X'AE'
0630 278C 063E 10A0	JP RB LF 7,X1BC1 JP RB
063F 27A8 0640 1DA0	LF 7,XIA8I JP RB
0641 27AB 0642 1DA0	LF 7,XIABI JP RB
0643 27DB	LF 7,XIDBI

:

-

.

•

PAGE 190		
0644 1DA0	JP	RB
0645 2746	-	7, X1A61
0646 1DA0		RB
0040 1040	*	SPECIAL CHARACTER, THESE MUST BE
	*	
0647 F700	•	LOOKED UP IN THE ASCII TABLE 7
0648 F700		7-
0649 F720		
064A 1125		
		ASCII
064B 8724		7, T, (L) JUMP TO CORRECTEASCII CHARACT
		SUBROUTINES USED BY THE I/O DRIVERS
		PROVIDES SUBROUTINE LINKAGE VIA THE
		INSTRUCTIONS FOR CALLS MORE THAN 256
	* WORDS AWAY	
064C 2858	•	11, RETURN
064D 1C69		ID,IX
064E 2858		11, RETURN
064F 1C6A	-	IDIX
0650 2858		11, RETURN
0651 1085	JP	I,DOX
0652 2858	DOXE LF	11, RETURN
0653 1089		IDOX
0654 2858		11, RETURN
0655 1073	JP	ICOX
0656 2BE1	W.OUT ÜF	11,FETCH
0657 1092	JP	I,OUT
0658 1000		FREE LOCATION
0659 27A1	LF	7, X1A11
065A 10A0	JP	RB
065B 27A4	ĹF	7. × 1 4 1
065C 10A0	ĴP	RB
065D 27AA	L.F.	7, X 1 A A 1
065E 1DA0	JP	RB
065F 27A9	LF	7, X1 A91
0660 1DA0	JP	RB
0661 27BB		7, X + BB +
0662 1DA0		RB
0663 2700		7, X 1 DD 1
0664 1DA0	•	RB
0665 27AD		7, X 1 AD 1
0666 1DA0		RB
0667 27AF		
0668 1DA0	•	7,XIAFI
ADDO TAV	•	RB
		INES DO THE DEVICE INPUT/OUTPUT
		T THE DEVICE ADDRESS AND FUNCTION CODE
		EGISTER, AND DATA IN P7
		RESS IN P11
	*** INPUT£A B	Y L

.

. .

• •

7, X1FF1 0669 27FF ID, IXE LF 066A 7090 IDIXE ÇOXE 0 SET COXX, SEND COMMAND BYTE 066B 1000 NOP 066C 1C6D JP DELAY 3 CLOCK PULSES *+1 066D 7080 CIO CLEAR I/O REG 0 066E 70E0 , IDIXE DIXE 0 SET DIXX 066F-1000 NOP-0670 1071 JP. *+1 0671 7781 **C1**0 7,(T) 0672 1001 JP GOBACK RETURN ***** OUTPUTECOMMAND BYTE** 0673 7090 COXE ICOXE 0 SET COXX#OUTPUT COMMAND BYTE 0674 1000 NOP 0675 1076 JP *+1 DELAY 3 CLOCK PULSES 0676 7080 **C1**0 0 RESET COXX 0677 1001 JP GOBACK RETURN 0678 1000 NOP FREE LOCATION 0679 27A0 LF 7, X 1 A 0 1 067A 1DA0 JP RB 067B 27AC LF 7.XIACI 067C 1DA0 JP RB 067D 27A5 LF 7, X 1 A 5 1 067E 1DA0 JP RB. 067F 27DE LF 7, XIDEI 0680 1DA0 JP RB 0681 27BE LF 7.X18E1 0682 1DA0 JP RB 0683 27BF 7, X 1 8 7 1 LF 0684 1DA0 JP RB **** THESE ROUTINES DO THE DEVICE INPUT/OUTPUT** THEY EXPECT THE DEVICE ADDRESS AND FUNCTION CODE IN THE T REGISTER, AND DATA IN P7 * **RETURN ADDRESS IN P11 * *** OUTPUTEA BYTE** 0685 7090 I.DOXE COXE SET COXX=OUTPUTECOMMAND BYTE 0686 1087 JP. *+1 DELAT 3 CLOCK PULSES 0687 C701 MOV 7,(1) MOVE DATA TO T REG. 0688 7080 CLEAR I/O REG CIO 0 DOXE 0689 70A0 IDOX£ 0 SET DOXX-OUTPUT DATA IN T REG. 068A 1000 NOP 068B 1C8C JP. DELAY 3 CLOCK PULSES **1 068C 7080 CIO RESET COXX 0 068D 1CC1 JP GOBACK RETURN ************* ************ ****** THIS ROUTINE WRITE OUT TO MEMORY THE UPDATED CONCURRENTEI/O VALUES ÷

:

.

.

-	
	* N< ADDRESS OF THE COUNTER
	* P7<== ADDRESS OF LSB OF C=1/O ADDRESS
	* P8<== COUNTER VALUE
	* P11< RETURN ADDRESS
	* P12<==MSB OF C=I/O ADDRESS
	* P13<==LSB OF C=I/O ADDRESS
068E 8D40	OUT INC 13
068F 8C80	ADD 12,L ADJUST C+I/O ADDRESS
0690 1180	O.UT LT X1801
0691 E120	AND 1,T CLEAR P1
0692 123F	I,OUT LM HICORE LOAD MAR(MSB)
0693 A811	WMF B, (T) WRITE COUNTER VALUE
0694 C703	MOV 7, (N) ADJUST MAR(LSB)
0695 AD11	WMF 13,(T) WRITE LSB OF C=I/O ADDRESS
0696 9743	DEC 7, (N) ADJUST MAR(LSB)
0697 AC11	WMF 12,(T) WRITE MSB OF C+I/O ADDRESS
0698 1001	JP GOBACK, RETURN
0699 278A	LF 7,XIBAI
069A 1DAQ	JP RB
069B 27A3	LP 7,XIA3I
069C 1DA0	JP RB
069D 27C0	LF T,XICOI
069E 1DA0	JP RB
069F 27A7	LF 7,X1A71
06A0 1DA0	JP RB
06A1 27BD	LF 7,XIBDI
06A2 1DA0	JP RB
06A3 27A2	LF 7,XIA21
06A4 1DA0	JP RB
, . .	*****

	* THIS ROUTINE READS IN FROM MEMORY THE CONCURRENT
	* I/O VALUES
	* N< ADDRESS OF THE COUNTER
	* P7<== ADDRESS OF THE LSB OF THE C=I/O ADDRESS
	* P11<+-RETURN ADDRESS
	* P8<== COUNTER VALUE
	* P12<== MSB OF C=I/O ADDRESS
	* P13<=+ LSB OF THE C=I/O ADDRESS
06A5 123F	
06A5 123F	IN LM HICORE, LOAD MAR(MSB) RMH O READ IN COUNTER VALUE
06A7 C703	
	MOV 7, (N) ADJUST MAR(LSB) = DELAY
06A8 B820	CPY 8,T COPY COUNTEREINTO P8

.

.

•• •

0649	A020			RMH		0					DI	F A	n		2.0	r	F	r.	. Ŧ	20	A 7	DR	FC	: e	
	9743			DEC		ž.	€ NI	١.				5.1	Н 9	ы. :т	U U M) ₽ 1 ₽ 1	5	= # 2 1	=D	н. Fi /		5	50	
	BD20			CPY		13																		ss	
	A020			RMH		0																DR			
	8743					4		•															L 3	>>	
				INC		7,	(N	1												=DI			,		
VOAL	BCS0			CPY		12	•				Çι	J٢	Υ.	11	30	L	F	Ļ,	a †	/0	1.		•	°12	

			****		-																				
			*****				_				_		_		-	-									
		*	THIS																						
		*	CARC										TE	R	RU	PT	E F	201	JT	IN	ES	TD	5	SKI	?
		*										S													
			°11<=																						
			P12<																						
		A	P13<	(99 L	,SB	Ö	0	Ç.	11/	0	A	DC	RE	S	S										
		*																		•					
		*																							
06AF	5007	ISP	(IP	TN		13	, X	10)71		IS	5	T۲	115	S	A	S J	GI	N	BY	TE	AD	DF	RES:	S
06B0	1CB8			JP		16	•				YE	ES													
	5002			TN		13								115	S	A	G/	ARE	A B	GE	8	TE		DD	RES
	1CBE			JP		18		•			N		• •			•••					-		•		
	5004			TN		13		10	4				* -	175	2	۵	G	A R F	۸F	GF	81	TF	4	וממ	RES
	1CBE			JP		18		•			N		• •			~		• 5 • •	<i>•</i> •	~ _					
			TIME					R	lv1	FQ															
0685	1102	-	1.1.612	LT	31							D	R A	C 6	-	BY	Ŧ								
	8D20			ADD		$\hat{1}$					ų,	• •			-	01	1 4	<u>ب</u> _							
	8080			ADD																					
		44				15				,	~			. r	•	~ ~				~	. ,				
	5880	16		TN										E	•	UR			Y 🖻	00		AL	Ļ		
0004	1CBD			JP		17					YE					_			~						
		*									N	Ç	AL	!	:D	T	н:	12	R	υŲ	T I I	NE.			
		*	MUST										-												
	2002			MOV																					
	AD13					13	1	N))		Wf	₹I	TE		Ļ	OA	D	M	٩R	(L	58;)			
	1100			LT		χı	00	ŧ			S	E 7	S	510	GN	1	0	ZI	ER	0					
	8040	17		INC		13																			
Q6BE	2002	18		MOV		12	.(M)) •		5	AC	D	M	AR	(M	SE	3)							
06BF	CD03			MOV		15	, (NĴ)		L.	AC	D	M	AR	(L	SE	3)							
	5880			TN		11	, X	18	30)	PP	21	ŇT	E	२ं	OR		: Á 1	RD	R	EAC	ER	21	•	
	CB05	GOF	BACK	MOV		11		кĵ	-		• •		1		,	÷.,									
	27FF	~~		LF		;;	x i	FF																	
	1C6E			JP		.1			ŕ																
<u>-</u>	y y			V			**	~																	

-`

-

.

		-	STERESL	PERVISO	R		
		*	TS THE	TNDEYE	SUPERVISOR R	OUTINE	
					OLLING THE I		ER
					TO 58, 59, 5		
					P, IT CONTAI		ER OF
			REGISTE	R CURRE	NTLY-IN 58 -	S10	
0604	1107	* PAGE	LT	X1071			
0605		FAUL	-) GET INDEX	F# FROM OPC	DDF
0606	-		JP	VIA			
		*****	т. ж				
		*BOX£D0					
	6 0.84	******					
06C7	CR01	VINDEX	•	11,(1)			
		*BOX£E8					

06Ç8	1080	VIA	\$SF				
0609	8820 .		ÇPY	11,T			
		Q**	t#				
		*		IEST FU	R ILLEGAL IN	UEXENUMBER	
06CA	68F9	*****		11, X1F9	1		
06CB			JP		INDEXEBET	WEEN 0 & 6	⇒ 0K
0600			JE	ABORT		ABORT USER	

		*BOXEFI					

06CD 06CE					LOAD MASK PICK UP I	NDFYEMAP	
06CF -			CPY	13.T	SAVE INDEXE	MAP	
06D0					TEST EQUA		
06D1			TZE	0, X1041			
06D2	1060		RSP		REQUIRED IN	DEXEIS PRES	ENT
		* * **F		D THREY	EIS NOT IN T	HE HOME POST	TTTON
				JST BE T			
		*					
					EXEHOME? IF		
					ORE STORAGE		
					F CYCLE THIS HE CORE ADDR		
					CYCLE THIS		
					EXEMAP IN ST		***** AA
		* • • • • • •					
		*****	-				
		BOX£H	1 S1	TEP 1			

.

•

.

06D3 123F	LM	HICORE	
0604 5007	TN	13, X1071	
06D5 1CE7	JP		NDEXEMAP = 0
	******		TREATING - A
	BOX£II	STEP 2	

06D6 FD00	_ SFL	13	MULTIPLY OLD INDEXE# BY 16
06D7 FD00	SFL	13	HOFITLET OFA THACKEN BY TO
06D8 FD00	SFL	13	
06D9 FD00	SFL	13	
06DA 1197	LT	BASE	LOAD T WITH BASS ADDRESS
06DB 8023	ADD		LOAD T WITH BASE ADDRESS Compute Address of Sign
0000 0023	*******	13,T,(N)	CUMPULE ADDRESS OF SIGN
	BOXEJJ	6760 7	
	* DUALUU*	01EF 3	
06DC A831	*******	8 (7)	WOTTE OUT CIEN DATE
06DD 3D07		8,(T)	WRITE OUT SIGN BYTE
06DE AD33	AF	13, X1071	
	WMH	13,(N)	
06DF C901	MOV	9,(T)	
06E0 3D01	AF		COMPUTE ADDRESS OF LSB
06E1 AD33	WMH		WRITE LSB MOVE ADDRESS TO N
06E2 ÇA01	MOV	10,(T)	MOVE WRITE OPERAND TO T

	BOXENN	STEP 6	

06E3 11F8	VNN LT	XTEBT	
06E4 E720	AND	7,T	
06E5 CB01	MOV	11,(T)	
06E6 C720	LOR	7 . T	
06E7 5807	VKK TN	11,X1071	
06E8 1060	RSP	I	NDEXE# = 0

	BOX£KK	STEP 4	

	BOX£LL		

06E9 FB00	SFL	11	MULTIPLY NEW INDEXE# BY 16
06EA FB00	SFL	11	· · · · · · · ·
06EB FB00	SFL	11	
06EC F800	SFL	11	
06ED 1197	LT		LOAD T WITH BASE ADDRESS
06EE 8823	ĂDD		COMPUTE ADDRESS OF SIGN

	BOXEMM	STEP 5	
	******	- • - •	
06EF A020	RMH	0	READ IN SIGN BYTE
	*** 1 * 1	•	

. .

.

· • •

06F0 3B07	AF	11,×1071	COMPUTE ADDRESS OF MSB
06F1 8820	CPY	8,T	COPY SIGN OF INDEXEINTO S8
06F2 AB23	RMH	11, (N)	READ MSB MOVE ADDRESS TO N
06F3 3B01	AF	11, X + 01 +	COMPUTE ADDRESS OF LSB
06F4 B920	ÇPY	9,T	COPY MSB INTO 9
06F5 AB23	RMH	11,(N)	READ LSB MOVE ADDRESS TO N
06F6-1000-	NOP	·	DELAY
06F7 BA20	ÇPY	10,T	COPY LSB INTO S10

	B0X£00		

06F8 1060	RSP		

.

.

•

. .

.

.

		** ABORT£ROUTINE
06F9	293F	ABORT LF 9,HICORE
06FA	ZABO	LF 10,ABTADD
06FB	2889	LF 8, ABSAVE
06FC	07DA	JE ERROR

• •

.

,

· · ·

.

-

		* INTERRUPT	TEROUTINE	

		*BOXEA *		

06FC	D 1800	INT ILS		INHIBIT L SAVE UNTIL RETURN OCC
	E 1600	LŪ	X1001	
	- 1040.	SPF		
	5008	TN	0.X1081	TEST FOR CONCURRENTEI/O REQUEST
	1008	JP	IHG	
		******	400	
		*BOXEB *		CONCURRENTEREQUESTERAS OCCURED
		******		CONCORRENTIAL COLOTINAS OCCORED
0702	2 7000	CAK	^	ACKNOWLEDCE DECHEST
	3 27FF			ACKNOWLEDGE REQUEST
	· •	LF	7.X1FF1	
0704	4 1005	JP	IH1	

		*BOXEC *		
		*****	-	
0705	5 7780	IH1 ÇIO	7	RESET, AND INPUT BUS WITH P7

		*BOXED *		

	5 1180	LT.	X1801	
0707	E120	AND	1 + T	CLEAR PI
0708	3 5702	TN	7, X1021	INPUT OR OUTPUT
0709	0798	JE	READER	
0704	075A	JE	PRNTER	

		* BOXEG*	TEST FOR	R EXTERNAL INTERRUPT⊕ERROR
		******	••••••	
0708	3 5080	IHG TN	0,X1801	TEST EXTERNAL FLAG
	0710	JE	IHK	NO EXTERNAL INTERRUPT

		*BOXEH *	EXTERNAL	INTERRUPTEHAS OCCURRED

0700	7000	IAK	0	ACKNOWLEDGE INTERRUPT
	27FF	LF		P7 <all ones<="" td=""></all>
	1010	JP	IH2	DELAY
	7780	IHS CIO	7	RESET, INPUT BUS ANDED WITH P
0110	, ,,,,,,	******	1	RESELL INFUL DUS ANDED HITH FI
		* BOXEI*		
		******	ETNA A	
	4439	*		WHICH DEVICE CAUSED INTERRUPT
•	1128	LT	X1281	DISK ADDRESS * 2
-	D738	XOR*	7, T, C	WAS IT THE DISK
	4004	TZE	0,X1041	
	07C4	JE	IDSK	DISK INTERRUPT
0715	5 1108	LT	X1081	CARD READER ADDRESS * 2

:

•

-

.

.

0716 D7 0717 1D 0718 11 0719 2B 071A 1C 071B 57 071C 07	1D 24 1B 69 04 B1- ***	XOR* JP LT LF JP TN J C **** XEK *	7,T,C IHK X1241 11,*+2 ID,IXE 7,X1041 IREADR	INPUT STATUS LOAD RETURN A GET CARD READ IS THIS A HOP	ADDRESS Der status PPer empty int.
071D 50	*** 10 IHK *** *BO	**** TN **** £L *	0,X1101	TEST FOR INTER	RNAL INTERRUPTS
071E 10	60 ★★★ ★B0	**** RSP ***** X£M * ****		RETURN	
071F 7B	40 *** *80	EIS **** XEN * ****	11	ENTER INTERNAL	STATUS
0720 58 0721 10	04 48 ***	TN JP *****	ÎHP	REAL TIME CL	OCK INTERRUPT?
		X£0 *	AL	JUST CLOCK	
0722 12		LM	HICORE		
0723 28		LF	8, CLOCH	LOAD P8 WITH	A(C1)
0724 A8	23	RMH	8, (N)	READ IN C1	
0725 98		DEÇ	8, (N)		TO A(C2)=DELAY
0726 BD		CPY	13,T	COPY C1 INTO	
0727 AD		RMH	13,I	READ C2, INC	
0728 88 0729 BC		INC CPY	8,(N) 12,T		TO A(C1)⇒DELAY
0724 AD		WMH	13,(T)		-
0728 98		DEC		DECREMENTEP8	
072C AÇ	B1	WMH	12,1,(1)	WRITE OUT UPO	DATED C2
0720 98		DEC	8,(N)		TO A(C3) DELAY
072E A0 072F 98		RMH	0	READ C3	
0720 BD	-	DEC CPY	8,(N) 13,T	DELAY Copy C3 Into	P13
0731 8D	-	ADD		UPDATE C3	1 a 4
0732 A8	-	WMH	8,I,(N)	, .	
	* T	TY INTERR			
	*			THE TELETYPE RO	
	* *			RRUPTS ARE AVAIL Is the I/O Is Ru	"ABLE ON THE JN BY INTERRUPTS

.

	*	FROM THE REAL TIME CLOCK.
0733 2877 0734 A803 0735 9843 0736 B820 0737 4801 0738 1D48 0739 1120 073A 2B3C 073B 1C69 073C E838 073D 4004 073E 1D48	RMF DEC CPY TZ JP * LT LF JP AND* TZE JP	8,TSTAT 8,(N) READ IN INTERNAL STATUS 8,(N) LOAD TCNT+DELAY 8,T COPY STATUS 8,X'01' TEST BUSY BIT IMP NO TTY TRANSFER IN PROGRESS GET STATUS FROM TTY CONTROLLER X'20' LOAD COMMAND BYTE 11,*+2 LOAD RETURN ADDRESS ID,IXE INPUT STATUS BYTE 8,T,C TEST STATUS 0,X'04' TEST IF READY IMP NOT READY, CONTINUE
	π π π	CONTROLLER READY TO DO I/O Send command byte to do I/O
073F 1100 0740 2842 0741 1073	LT	X1001 LOAD COMMAND BYTE 11,*+2 LOAD RETURN ADDR5SS ICOXE REQUESTEI/O
	* # *	DETERMINE IF INPUTEOR OUTPUT
0742 277F 0743 C801 0744 C120 0745 5802 0746 1D5C 0747 1D9A	LF Mov Lor Tn	7:TLSB 8:(T) 1:T SAVE STATUS IN P1 8:X1021 T.OUT OUTPUT T.IN INPUT
0748 5801 0749 1D4C	******* IHP TN JP ******* *B0X£Q *	11,X1011 PANNEL INTERRUPTS IHR
074A 1600 074B 0600	******* LU JE ******* *BOX£R *	X 1 0 0 1 G 0
074C 5840	****** IHR TN ****** *BOXET * ******	11,X1401 STEP INTERRUPT

• •

.

|--|

.

074D 1D57 JP IHU ******** * DIVIDE LOCATION COUNTER BY 8 TO GET * MIXfADDRESS, THEN MOVE THIS ADDRESS * TOTTHE DATA BUS SO IT CAN BE DISPLAYE 074E FE29 STEP 074F BC20 CPY 0750 FFA9 SFR* 0751 BD20 CPY 0752 FC20 SFR 0754 FC22 SFR 0755 FDA3 SFR 0756 1780 HLT			*****	* *	
074D 1057 JP IHU ******* * DIVIDE LOCATION COUNTER BY 8 TO GET * MIXEADDRESS, THEN MOVE THIS ADDRESS 074E FE29 STEP SFR* 074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12,(M) 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 12,(M) 0756 1780 HLT			*BOX£S	•	
******* * DIVIDE LOCATION COUNTER BY 8 TO GET * MIXFADDRESS, THEN MOVE THIS ADDRESS 074E FE29 STEP SFR* 074F BC20 CPY 12,T 0750 FFA9 SFR* 14,(T) 0751 BD20 CPY 12,T 0752 FC20 SFR 12 0754 FC22 SFR 13,L 0755 FDA3 SFR 12,(M) 0756 1780 HLT	074D	1057			IHU
* MIXEADDRESS, THEN MOVE THIS ADDRESS 074E FE29 STEP SFR* 14,(T) 074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12,(M) 0753 FDA0 SFR 13,L 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ********** * BOXEU *			*****	**	
* MIXEADDRESS, THEN MOVE THIS ADDRESS 074E FE29 STEP SFR* 14,(T) 074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12,(M) 0753 FDA0 SFR 13,L 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ********** * BOXEU *			*		DIVIDE LOCATION COUNTER BY 8 TO GET
* TO-THE DATA BUS SO IT CAN BE DISPLAYE 074E FE29 STEP SFR* 14,(T) 074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ********* * BOXEU *					
074E FE29 STEP SFR* 14,(T) 074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT *********			-		•
074F BC20 CPY 12,T 0750 FFA9 SFR* 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 13,L 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT **********	07/IE	FE 20		66D+	
0750 FFA9 SFR# 15,L,(T) 0751 BD20 CPY 13,T 0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT		-	OILF		
0751 BD20 0752 FC20 0753 FDA0 0754 FC22 0755 FDA3 0756 1780 ********* * BOXEU *					
0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ********* * BOXEU	0750	FFA9		SFR#	15, L, (T)
0752 FC20 SFR 12 0753 FDA0 SFR 13,L 0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ********* * BOXEU	0751	BD20		CPY	13,1
0753 FDAO 0754 FC22 0754 FC22 0755 FDA3 0756 1780 ******** * BOXEU *					
0754 FC22 SFR 12,(M) 0755 FDA3 SFR 13,L,(N) 0756 1780 HLT ******** * BOXEU *					
0755 FDA3 0756 1780 ******** * BOXEU *					
0756 1780 HLT ******** * BOX£U *		-			
U/36 1/60 HL1 ★★★★★★★★ ★ BOX£U ★	0755	FDA3		SFR	13, L, (N)
* BOXEU *	0756	1780		HLT	•
			*****	***	
****			* BOXEL	j \star	
			*****	***	
0757 5802 IHU TN 11,X1021	0757	5802	IHU	TN	11, 1021
0758 1060 RETURN RSP				-	
0759 07C4 JE IDSK					IDSK

.

.

.

• -

.

-

	+ PRINTER T	NTERRUPTEROUTINE

	*BOXEH *	

075A 1397	PRNTER LN	PCNT
075B 279F		7, PLSB
VIJO EITE		THIS ROUTINE IS COMMON TO BOTH THE
	*	PRINTER AND THE TTY-OUT
075C 285E		11,*+2 LOAD RETURN ADDRESS
075D 1CA5	T.OUT LF JP	
VISD TEXS		,IN GET C⇒I/O COUNTERS & Adjust c⇒i/o Addresses
	*	ADJUSI CEITO ADURESSES

	*BOXEG *	
	******	0 VI781 TEET TE COUNT - 7500
075E 587F	TN	8,X+7F+ TEST IF COUNT = ZERO
075F 1D79	JP	PRK COUNT = ZERO
0760 A840	RMF	8,D GET DATA, DECREMENTECOUNTER

	* BOX£J*	

0761 2863	LF	11,*+2
0762 1089	JP	IDOXE OUTPUT DATA BYTE
0763 BB20	CPY	11,T SAVE DATA BYTE
0764 410F	TZE	1,X*OF*
0765 1D6A	JP	TI TTY ROUTINE

	*BOX£L *	

0766 1397	LN	PCNT
0767 279F	LF	7, PLSB
0768 2B0B	T ₁ P LF	11,IHG
0769 1C8E	JP	OUT

	*BOX£M *	

076A 118D	TI LT	XIBDI LOAD CARRIAGE RETURN
076B DB30	XOR	11,T,C TEST IF DATA WAS A C/R
076C 4004	TZE	0, X + 04 +
076D 1D80	JP	C.R DATA BYTE WAS C/RII

	* BOXEN*	

	*	TEST REFLECT FLAG
076E 5108	TN	1, X1081
076F 1074	JP	T2 NOT ON WRITE OUT COUNTERS
	۲۳ ******	ie wol da wutie oni constero
	*80X£0 *	REFLECT FLAG IS ON, THIS MEANS THAT
		A TTYMIN OPERATION IS IN PROGRESS
	*	A IIIATU ALLAITAN IO IN LUAREOO

: .

.

•

.

.

	*	THIS IS THE SECOND PHASE OF HANDLING
	*	ONE DATA BYTE
	*	MUST FIXETHE STATUS TO ALLOW THE
	*	NEXT OPERATION TO BE A TTY-IN,
0770 1102	*******	X1021
0771-1377	LT R'_F+ LN=	TSTAT
0772 123F		HICORE
0773 A010	WMF	0 WRITE OUT STATUS
0113 2010	******	V ARTIC OUI SIMIUS
	*BOXEP *	

0774 58FF	T2 TN	8, X 1 F F 1
0775 1079	JP	PRK COUNT = ZERO STOP TRANSFER
0776 1376	LN	TCNT
0777 277F	LF	7, TLSB
0778 1D68	JP	T.P WRITE OUT C+I/O COUNTERS

·	*BOXEK *	

0779 510F	PRK TN	1,XIOFI TTY??
077A 1085	JP	PRK PRINTER
0778 4110	TZE	1,X1101 LINE FEED FLAG ON??
077C 1D85	JP	PRK FALG IN ON

	*BOXEQ *	
	*****	*
077D 118D	LT	XT8DÎ
077E 2880	LF	11,*+2
077F 1Ç89	JP	IDOXE SEND C/R

	*BOXER *	

0780 1114	C,R LT	X1141 TURN LINE FEED FLAG ON
0781 2880	LF	8,X1801
0782 1071	JP	R , F

	*BOXEV *	

0783 1101	TLF LT	X'01' STOP TYY
0784 1071	JP	R _# F

	* BOXES*	

0785 118A	PRK LT	XIBAI SEND LINE FEED
0786 2888	LF	11,*+2
0787 1689	JP	IDOX

.

• •

		TRUAL	₹ ⊥			
		*BOX£				

0788	410F		TZ	1,X10F1		
0789	1083		JP	TLF	STOP TTY TR	ANSFER
		****	***			
		BOX£	U			
		****	****			
078A	1180		LT	X1801		
	E120		AND	1,T		
• • • • -		* IPR	NTR ROU			
					TNTERRUPTER	DUTINE FOR THE
						TE IN ADDRESS 7FFB
0780	1125	IPRNT		X1251	INPUT THE S	
		# 1 (VIN 1)	•		THEOR THE S	TATUS DITE
	288F			11,*+2		
	1069		JP	ID, IXE	GET STATUS	IN P7 AND T
	13F2		LN			
0790	123F		LM	HICORE		
0791	A711		WMP		WRITE OUT S	TATUS
• • •		* NOW		ISCONNECT		
0792	1145	-	LT	XIASI		
	2895		LF	11,*+2		
	1073		JP		SEND COMMAN	DBVTF
****	979 · · · · · · · · · · · · · · · · · ·	* NOW	-		RINTER CONTRI	
0795	1185		LT	X1851		
					COT DETIDA	
	2808		LF	11, IHG	SET RETURN	
0797	1073		JP	ICOXE	SEND COMMAN	DBYTE

•

.

.

	*CARD READER	INTERRUPT	ROUTINE
	*		

	*BOX£B *		

0798 1387	READER LN	CCNT	
0799-278F	LF-	7, CLSB	
	*	READ IN C	I/O COUNTERS
	MUSTESKIP	SIGN BYTE /	AND TWO HI ORDER BYTES OF EACH
	*		FROM DEVICE
	* THIS COD	E IS COMMON	N TO THE TTY & CARD READER
079A 289C	T,IN LF	11,*+2	
079B 1CA5	JP	IN	
	*****	-	
	*BOX£A *		
	*****		•
079C 510F	TN	1, X'OF!	TTY OR CARD READER

	*	CONVERT E	BCDIC TO ASCII

079D 1C27	JP	EBCDIC	CONVERTECHARACTERS TO ASCII
	*		IGH ORDER 1 ONTO EACH TTY
	*		TO GET THE CORRECT ASCII CODE
079E 1180	LT	X1801	
079F C720	LOR	7.1	
	*****	•	
	*80X£8 *		

07A0 A711	RB WMF	7,(T)	WRITE OUT DATA BYTE
07A1 2808	LF	11, IHG	
07A2 510F	ŤN	1, X 10F1	TTY OR CARD READER
07A3 10AB	JP	RD	CARD READER
0744 1377	LN	TSTAT	
07A5 123F	Ē.M.	HICORE	
07A6 A010	WMF	0	
07A7 110C	LT	XIOCI .	CHANGE STATUS TO REFLECTION
07A8 277F	Ĩ,	7, TLSB	
0749 1376	LN	TCNT	
07AA 1090	JP	0.UT	
••••	******		
	*BOXED *		

07AB 9840	RD DEC	8	
07AC 58FF	TN	8, X1FF1	
07AD 0781	JE	IREADR	
07AE 1387	LN	CCNT	
07AF 278F		7.CLSB	
07B0 1C8E	JP	OUT	
	* *	1 I	· ·

.

•

	· · · · · · · · · · · · · · · · · · ·
PAGE 206	•
0780 1C8E	* IREDR ROUTINE ********************************
	* THIS IS THE EXTERNAL INTERRUPTEROUTINE FOR
	* THE CARD READER, IT STORES THE STATUS BYTE IN
	* ADDRESS 7FFC
07B1 1124	IREADR LT X'24' INPUT STATUS BYTE
0782_2BB4	LF 11,*+2
07B3 1C69	JPT ID, IXE GET CARD READER STATUS
07B4 13F3	LN CSTST
0785 123F	LM HICORE
07B6 A010	WMF 0 WRITE STATUS OUT TO MEMORY
	NOW SEND DISCONNECTETO READER CONTROLLER
07B7 1184	LT X1841
0788 28BA	LF 11, ++2
0789 1073	JP ICOX
	* NOW SEND DISARM
07BA 11A4	LT XIA41
0788 2880	LF 11,*+2
07BC 1C73	JP ICOX
07BD 1118	LT X1181 TEST FOREERRORS
07BE E730	- AND 7, T, C
07BF 4004	TZ 0,X1041 TEST FOR ERROR
07C0 1D0B	JP. IHG NO ERROR
0701 2808	LF 8,CISAVE
07C2 2AD0	LF 10,CIADD
07C3 07DA	JE ERROR

· · ·

• •

.

	* IDISK ROU'	TINE	
			INTERRUPTEROUTINE FOR THE
			MAJOR STATUS BYTE IN ADDRESS
			DIAGONISTIC STATUS BYTE IN
	* ADDRESS 71		
07C4 1114	IDSK LT		INPUT MAJOR STATUS
0765-2867	LF-	5+* 11	
0766 1669	JP	ID.IXE	GET MAJOR DISK STATUS
07C7 B820	CPY	8,7	COPY MAJOR STATUS INTO P8
07C8 1134	LT	X1341	INPUT DIAGONOSTIC STATUS
0709 2808	ĨF	11.42	
07CA 1C69	JP	ID.IXE	GET DIAGONISTIC STATUS IN P7
07CB 123F	ĹM	HICORE	
07CC 2CF4	<u> </u>		
07CD AC13			WRITE DIAGONSITIC STATUS OUT
07CE 8Ç43	INC	12, (N)	ADJUST MAR(LSB) = DELAY
07CF A811	WMF	8,(T)	WRITE OUT MAJOR STATUS
	* NOW SEND I	DISARM	
07D0 1114		X1141	OUTPUT COMMAND BYTE
07D1 2720	LF	7,X1201	
07D2 28D4	LF	11,*+2	
07D3 1Ç85	JP	I.DOX	
0704 1114	LT	X1141	
07D5 E830	AND	8,T,C	
07D6 4004	TZE	0.X1041	
0707 0710	JE	IHK	,
07D8 2AE0	LF	10,DADD	
07D9 28E8	LF	8,DSAVE	
	******		、
	* ERROREROU'	TINE	•

07DA 123F	ERROR LM	HICORE	•
07DB 293F	LF	9, HICORE	•
07DC A813	WMF	8,(N)	
07DD CEO1	MOV	14,(T)	
07DE A8D3	WMF	8,1,(N)	
07DF CF01	MOV	15,(T)	
O7EO OÇDÇ	JE	JS	

.

.

. .

PAGE 207

.

		NE FETCHE	S THE NEXTEINSTRUCTION FROM THE
07E1 06FD	******* *BOX£A1* ******* FETCH JE *******	INT	GO CHECK INTERRUPTS
	*BOX£A * ******* ******* *BOX£B * ******		
07E2 27B7 07E3 CF03 07E4 AE02 07E5 1DE8	LF Mov RMF JP	7,X1871 15,(N) 14,(M) FC+2	LOAD COUNTEREAND MASK
07E6 8F43 07E7 AE82	****** *BOX£C * ****** FC INC RMF		ADJUST MEMORY ADDRESS Read a byte
07E8 8746	******* *BOXED * ****** INC	• • • • • •	INCREMENTECOUNTER
07E9 0820	EOT ******* *BOX£E * ******	8,T	COPY T INTO CORRECTEFILE REGIST
07EA 6743 07EB 1DE6	CP JP ****** *BOXEF *	7, X1431 FC	TEST FOR END OF READ LOOP
07EC 1103 07ED 8F20 07EE 8E80 07EF 1600	******* LT ADD ADD LU	X1031 15,T 14,L X1001	ÇLEAR U REGISTER

.

.

• •

-

	* ADDRESSING ROUTINE
	* ****************
	* THIS ROUTINE COMPUTES THE EFFECTIVE MIXAL MEMORY A
	* FOR THE INSTRUCTION CURRENTLY HELD IN THE INSTRUCT
	* COUNTER
	*
	378000000000000000000000000000000000000
	*BOXEI * TEST FOR INDEXING
07F0 5B07	****
07F1 0811	ADI TN 11,X+07+ JE ADJ
ALL OFT	ýc ady *
	* INDEXING HAS OCCURED

	*BOXEK *

07F2 1600	ADK LU X1001
07F3 06C7	JE VINDEXE JUMP TO INDEXING ROUTINE
07F4 1080	S\$F
	* THE INDEXEREGISTER REFERENCED IN P11 IS NOW AVAILAL
	* IN 58,59,510 ******
	*BOXEL * TEST SIGN OF INDEX

	* TEST IF SIGNS ARE SAME
07F5 1680	LU X'BOI ASSUME SIGNS ARE SAME#ADD
07F6 C801	MOV 8,(T)
07F7 1040	SPF
07F8 D838	XOR* 8,T,C X=/R SIGNS I SET CONDITION FL/
07F9 5004	TN 0,X1041 TEST FOR ZERO RESULT
07FA 1690	LU X1901 SIGNS DIFFERENTESUBTRACT
07FB 1080 07FC CA01	SSF MOV 10,(T)
07FD 1040	MOV 10,(T) SPF
07FE 8A27	ADD 10,T,(S)
07FF 1080	SSF
0800 C901	MOV 9,(T)
0801 1040	SPF
0802 89A7	ADD 9,T,L,(S)
0803 FB00	SFL 11 SHIFT LINK BIT INTO P11-INDEX
0804 5004	TN 0,X1041 WERE SIGNS DIFFERENT???
0805 1409	JP ADL SINGS DIFFERENT
ADA4 40A4	* SIGNS SAME TEST FOR OVERFLOW
0806 4801	TZE 11,X1011 LINK = 1 ==> OVERFLOW

.

•

:

0807 06F9 JE ABORT BAD ADDRESS 0808 1411 JP ADJ * SIGNS WERE DIFFERENT, MUST GET ADDRESS * BACK INTO SIGN + MAGNITUDE FORMAT • 0809 4801_ TZ_ TEST SIGN OF RESULT ADL 11. X+01+ 080A 1411 JP. RESULT IN TRUE FORM ADJ RESULT IN COMPLEMENTEFORM ŧ. X1801 0808 1180 LT. 080C D820 XOR 8,T FLIP SIGN 080D D960 XOR 9, T, F 080E DA60 XOR 10, T, F 080F 8A40 INC 10 0810 8980 ADD 916 COMPLEMENTEADDRESS × + THIS ROUTINE FORMS THE MICRODATA EFFECTIVE MEMORY ****** *BOXEP * ****** ILLEGAL INSTRUCTION TRAP ***** 0811 6DBF 13, X18F1 ADJ CP 0812 1414 0813 06F9 JP *+2 JE. ABORT ILLEGAL INSTRUCTION 0814 6DFA CP 13, XIFAI 0815 Ī41C JP ,ADJ OPCODES 00=05 0816 6DF9 CP 13, X1F91 0817 1422 JP DECOD OPCODE 06 SHIFT COMMAND 0818 6DD0 CP 13, X1001 0819 1410 ADJ JP OPCODES 00 = 2F 081A 6DC8 CP 13, XIC81 081B 1422 OPCODE 30 # 37 JP. DECOD , ADJ SFL 081C FA00 10 081D F980 SFL 916 081E FA00 SFL 10 081F F980 9,L SFL 0820 FA03 SFL 10,(N) 0821 F982 SFL 9, L, (M) 0822 4980 **DECOD TZE** 9, X1801 0823 06F9 JE ABORT ILLEGAL OPERAND ADDRESS

. .

PAGE 210

.

.

		* DECODE	ROU	TINE				
0824	1600		.U	X1001				
0825			10V	13,(T)				
0826			PY	7,7				
0827			BFR	7.				
0828			SFR	7				
	-F7203		Frite Frite	7=				
V W C * * *		~ *******		1				
		*BOX£Q *		DECODE				
		*******		VLCOVL				
A280	1120		.T	DECODE				
0828			DD*	7, 7, (L)				
VVLU	OT CHA	~ *******		*****				
		+BOXER +						

082C	0830	DECODE J		MISC				
	• • • •	******						
		*BOXES *						

082D	0827		ÎĘ.	LOAD				
	=:	****						
		*BOXET #						

3580	0827	•	ie I	LOAD				
		******	•					
		*BOXEU #				•		

082F	0880		IE	STORE				
•		******						
		BOXEY1	r .	JUMP TO	BOXEY			

0830	0837	J	IE	DY1				
-	:	******		-		•		
		*BOXEV *	1					
		******	t					
0831	0Ç8D	J	IE	JUMP				

		*BOXEW *	•					
		******	r					
0832	OCFO	J	IE	ENTER				
		******	r					
		*BOX£X *	F					
		******	1					
0833	0064	J	IE	COMP				
				BACK TO				
0834			F	8,TOS -	LOAD			
0835			, P	9, TOS		LSB OF		
0836	0104	D	Ç	X+01041			ETCH ROUTIN	IE
			•					

• •

.

.

PAC	E 212		
PAU	r č1k		
0836	0104	*****	
		*BOXEY *	

· 0837	6DDE	DY1 CP	13, XIDE1
		******* *BOX£Z *	

0838	0880	JE	STORE

		BOX£AA	
0070	6000	******	17 11001
0034	6DD9	CP ******	13,X1D91
		BOX£BB	

083A	084D	JE	INPUT

		BOX£CC	
083B	0C8D	******* JE	JUMP
0000	4400	******	
		BOX£PP	
		******	•
	113E	MISC LT	OP1
0030	8D2C	ADD	* 13,7,(L)
		******* *80X£RR*	MIXAL NOP

083E	07E1	OP1 JE	FETÇH

		BOX£SS	
083F	0877	******* JE	ADD
	0877	JE	ADD
• - • •		******	
		BOXETT	

0841	08AD	JE	MUL
		******* *B0X£UU*	

0842	0910	JE	DIV
	92	*******	
		BOX£VV	
A G # 7	A B # 4	******	N 0 1 1
V045	0846	JE ******	NCH
		BOX£WW	

-

•

-

0844	OAAO	JE	SHIFT

		BOX£XX	

0845	OAFG	JE	MOVE
••••		******	
		BOXEYY	
08/16	1148		0.05
0040	1148	NCH LT	DC5

		BOX£ZZ	
A 0 // 7	8030	*****	
0847	8020	ADD*	12,T,(L)

		* BOX£A1*	

0848	09D1	DC5 JE	NUM

		80X£81	

0849	0A2B	JE	CHAR

		*B0X£Ç 1 *	

084A	06FD	JE	INT TEST INTERRUPTS BEFORE HALTING
	074E	ĴĒ	STEP
	••••	**	
		BOX£D1	·

0840	07E1	JE	FETCH
	VILL		rciya

		BOX£E1	

0840	1155	INPUT LT	X1221
		* TEST	FOR ILLEGAL DEVICE CODES, THE ONLY
		*	DEVICES ALLOWED ARE AS FOLLOWS:
		*	OE 🖷 DISK
		*	OF 🖶 DISK
		*	10 🖷 ÇARD READER
		*	12 - PRINTER
		*	13 • TTY
	6CF2	C P	12, X1F21
084F	06F9	JE	ABORT ILLEGAL CODES Q . D
0850	6CEF	СР	12, X1EF1
0851	1457	JP	*+6 CODES E = 10
0852	6CEE	ČР	12, XIEE1
0853	06F9	JE	ABORT CODE 11
	•	* *	

:

.

•

•

PAGE 214					
0854 6CEC 0855 1457 0856 06F9 0857 9D29 0858 275A 0859 872C 0858 08F9 0855 0C03 085D 0C1B 085E 08D5	5먹0	CP JP JE SBT* LF ADD* JE JE JE JE JE	12,X'EC' *+2 ABORT 13,T,(T) 7,OP2 7,T,(L) JBUS IOC IN OUT JRED	CODES	> 13

.

• •

.

N N

. . .

.

.

.

. .

	* * . *		THIS ROUTINE PUTS THE LEFT HALF OF THE F SPECIFICATION IN P11 AND PUTS THE RIGHTEHALF IN P12
085F 1107	LR	LT	X1071
0860 EC29		AND *	12, T, (T)
0861 8820		CPY	11,T
0862 FC20		SFR	12-
0863 FC20		SFR	12
0864 FC21		SFR	12,(7)
	*		TEST FOR ILLEGAL F FIELD VALUES
0865 6BFA		CP	11, XIFA!
0866 1468		JP	*+2
0867 06F9		JE	ABORT
0868 6CFA		СP	12, XIFAI
0869 146B		JP	*+2
086A 06F9		JE	ABORT
086B 1020		RTN	

,

•

、

`

.

.

•

•

.

.

.

- -

.

L v

	* ADD AND SU * THIS IS TH * OPCODES 01 ******** * BOXEA *	E ADD AND	TINE ************************************

0877-0855-	ADD JE	L,R	SEPERATE LEFT AND RIGHT FIELD
0878 9829	SBT*	11, 7, (7)	
0879 B760	CPY	7,I,T	

	* BOXEB *		

087A 4007		12, X1071	S9GN REQUIRED ??
0878 149A	JP	AE	NO SIGN REQUIRED

	* BOX£C * *****		
087C CA03	MOV	10, (N)	
087D A902	RMF	9,(M)	
	*******	* * * * * *	
	* BOXED *		

087E 9740	DEC	7	
087F B820	ÇPY	8,T	
	******	•	
	* BOXEF *		

0880 CB01	AF MOV	11,(T)	
0881 8A23	ADD	10, T. (N)	·
0882 8982	ADD	9, Ļ,(M)	

	# BOX£G #		
0883 1180	*****	X1801	
0884 5001	L T TN	13,X1011	TEST OPCODE
0004 300.	*****	+-*****	ICOT UPQUDE
	* BOXEH *		SUBTRACTECOMMAND
	*******		200 AA& 200 MIRAD
0885 D820	XOR	8,T	FLIP SIGN BIT OF M

	* BOXEI *		

0886 C801	MOV	8,(T)	
0887 D138	XOR*		EXCLUSIVE OR SIGN BITS
0888 2006	LF	13, X1061	

	* BOXEJ *		

•

.

-

0889 5004	TN	0,X1041	TEST IF SIGNS SAME

	★ BOX£K ★		

088A 3D10	AF	13,X1101	SIGNS NOT SAME, SUBTRACT

	*-BOXEL *-		

0888 F128	SFR*	1	CLEAR LINK REGISTER TO O
088C 5707	TN	7,X1071	TEST $P7 = 0$
088D 149C	JP	AR	
088E AD06	RMF	13,(U)	U<==P13, READ 1ST BYTE
Q88F 37FF	AF	7, X1FF1	DECREMENTEP7 BY 1
0890 8037	ADD	0, T, C, (S)	DO FIRSTEADD

	* BOXEM *		

0891 5707	AM TN	7.X1071	
0892 1490	JP	AR	
	. *******		
	* BOXEN *		

0893 3DFF	AF	13, X1FF1	
• • • • •	*****		
	* BOXEO *		

0894 9443	DEC	10, (N)	
0895 9982	SBT	9,L,(M)	
0896 AD06	RMF	13, (U)	
0897 37FF	AF	7.X1FF1	

	* BOXEP *		

0898 80B7	ADD	0, T, L, C, (S)
0899 1491	JP	AM	

	* BOXEE *		

089A B800	AE ZOF	8	
089B 1480	JP	ÅF	
0070 1400	*******		
	* BOXER *		

089C 3DFF	AR AF	13. 91551	SUBTRACT£1=FROM P13
089D 5D06	AR AF TN	· ·	TEST P13 > 1
089E 14A3	JP	AS	1691 733 7 8
Anac 1443	-	МQ	
	******* * Boxey *		
	W DUALY W		

:

.

•

-

.

089F	CD06	MOV	13,(U)	
0880	8097	ADD	0, L, C, (S)	
08A1		AF	13, XIFF1	
	1490	JP	AR+1	
•••••	• • • •	*******	**** T 🌢	
		-BOXEU -		

08A3	FD80	AS SFL	13,6	SAVE LINK BIT FOR TESTING
	1600	LU	X1001	ONTE LANN DET FON TEOTING
0845		TZE	13, 1201	WERE SIGNS SAME ???
0886		JP	AV	SIGNS NOT SAME
VUNV	• 7 • •	******	D Y	21042 HOI ONHC
		* BOXES *		

08A7	4001	TZ	13. 21011	LINK = 1 ==> OVERFLOW

		* BOXET *	OVERELOW	HAS OCCURED
		*******	of the For	
0848	0053	JE	OVERFL	GO SET OVERFLOW FLAG
0849		JE	FETCH	do sel overregom remo
V V M /	~ / 4 8	*****	r # 1971	
		* BOXEV *		

0844	4001	AV TZ	13, X + 01 +	ITNK - 1 222
0848		JE	FETCH	LINK = 1 ???
QBAC	-	JE		LINKEL & RESULT IN TRUE FORM
VONL	VD JV	1 C	E00	MUST COMPLEMENTERESULT & SIGN

١

.

•

:

.

-

.

		* MULTOPLY R	OUTINE	****
		* OPCODE 03		

		* BOX£A *	SEPARAT	TE F FIELD INTO P11 & P12

08AD	085F	MUL JE	L.R ·	SEPERATE (LIR)
		****	∼ ′ €	· · · · · · · · · · · · · · · ·
		* BUXEB *		

08AE	407	TZ	12, X1071	TEST IF SIGN REQUIRED
08AF		JP	ME	SIGN NOTEREQUIRED

		* BOXEC *		

0880	CA03	MOV	10, (N)	
08B1		RMF	9,(M)	
0882		INC	12	
		******	÷ ·	
		* BOXED *	COMPUTE AL	GEBRAIC SIGN OF RESULT
		*******	2 - · · • • • • • •	
0883	1000	NOP		
0884		XOR	1 / T	
/		******	~ • •	·
		* BOXEE *		

0885	1100	ME LT	XTOOT	PAGE OUTEINDEX
0886		JE	VIA	- · ·
0887		SSF	-	
0888		SFR	7,(T)	
08B9		SPF		
08BA		LOR	1 . T	SMMMMXXXE= P1
	-	*		SIGN & MAP PACKED INTO P1
0 88B	8841	INC	11,(T)	· · · · · · ·
	8A29	ADD+	10,T,(T)	
	1080	SSF		
08BE		CPY	13,T	
088F	1040	SPF		
0800		ADD	9, L, (T)	
	1080	SSF	* ** * * * *	
0802		CPY	12,T	
0803		SPF	₩ ▼ 1	
0804		DEC	12,(T)	P12 = 1 ==> T
0805	9821	SBT	11,7,(7)	P11 + 1 =(P12 = 1) +=> T
0806		CPY	12.T	SET UP MAJOR COUNTER
-				=P6) TO S7 = S 11
0807	C201	MOV	2,(T)	• • • • • • • • • • •
0808		SSF		
	8720	CPY	7,T	
-	-		· •	

• •

.

.

	1040	SPF	
	C301	MOV	3,(T)
	1080	SSF	
	B820	CPY	8,T
	1040	SPF	
	C401	MOV	4,(T)
	1080:	SSF-	
	B920	ÇPY	9,T
	1040	SPF	
	C501	MOV	5,(T)
08D4	1080	SSF	
-	BAZQ	CPY	10,T
	1040	SPF	
08D7	C601	MOV	6, (T)
08D8	1080	SSF	
08D9	BB20	ÇPY	11,T
A D 8 D	0871	JE	Z6 ZERO FILES 6=2
08DB	1040	SPF	
0800	086C	JE	Z11 ZERO FILES 11 = 2

		* BOX£G *	

0800	9040	MG DEC	12
	- •	*****	
		* BOXEH *	TEST MAJOR COUNTERE= ZERO

OBDE	SCFF	TN	12,X1FF1
08DF	1511	JP	MP MAJOR COUNTER IS ZERO

		* BOX£I *	READ IN A BYTE OF MULTIPLIER

08E0	1080	SSF	
08E1	9043	DEC	13,(N)
08E2	9082	SBT	12, L, (M)
08E3	A000	RMF	0

		* BOX£J *	

08E4	1040	SPF	
	2008	LF	13, ×1081
	1080	SSF	
	8120	CPY	1 e T
	· *	*******	• • ·
		* BOXEK *	TEST LOW ORDER BITEOF S1
		*******	لسخا فأهند منطعيد مخلفقي مغ
08F8	5101	MK TN	1,X*01*
	1500	JP	MM ZERO BITI SHIFT
v - L 7	5 ~ 4 A	******	

.

PAGE 221

· ·

-

	* BOXEL *	ONE BIT; ADD & SHIFT
	* ******	UNG DITI ADO & SHIFT
08EA CB01	MOV	11,(T)
08EB 8630	ADD	6,T,C
08EC CA01	MOV	10,(T)
08ED 8580.	ADD	5,1,0,4
08EE C901	MOV	97(T)
08EF 8480	ADD	4, T, C, L
08F0 C801	MOV	8,(T)
08F1 83B0	ADD	3, T, C, L
08F2 C701	MOV	7,(T)
08F3 8280	. ADD	2, 7, 6, 6
08F4 1040	SPF	
08F5 CB01	MOV	11,(T)
08F6 86BQ	ADD	6, T, C, L
OBF7 CA01		10,(7)
08F8 85B0	ADD	5, 7, 0, 4
08F9 C901	MOV	9,(T)
08FA 8480	ADD	4, 7, 0, 4
08FB C801	MOV	8,(T)
08FC 8380	ADD	3, T, C, L
08FD C701	MOV	7,(1)
08FE 8280	ADD	2, 1, 0, L
08FF 1080	SSF	

0900 FB00	MM SFL	11
0901 FA80	SFL	10,L
0902 F980	SFL	9.1
0903 F880	SFL	8,4
0904 F780	SFL	7, L
0905 1040	SPF	•
0905 1040 0906 FB80	SPF SFL	11,1
0905 1040 0906 FB80 0907 FA80	SPF SFL SFL	11,L 10,L
0905 1040 0906 FB80 0907 FA80 0908 F980	SPF SFL SFL SFL	11,L 10,L 9,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880	SPF SFL SFL SFL SFL	11,L 10,L 9,L 8,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 0904 F780	SPF SFL SFL SFL SFL SFL	11,L 10,L 9,L 8,L 7,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880	SPF SFL SFL SFL SFL DEC	11,L 10,L 9,L 8,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 0904 F780	SPF SFL SFL SFL SFL SFL DEC	11,L 10,L 9,L 8,L 7,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 0904 F780	SPF SFL SFL SFL SFL DEC ******** * BOXEN *	11,L 10,L 9,L 8,L 7,L
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9D40	SPF SFL SFL SFL SFL DEC ******* * BOXEN * *****	11,L 10,L 9,L 8,L 7,L 13
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9D40	SPF SFL SFL SFL SFL SFL DEC ******* * BOXEN * ******* TN	11,L 10,L 9,L 8,L 7,L 13
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9D40	SPF SFL SFL SFL SFL DEC ******* * BOXEN * ******* TN JP	11,L 10,L 9,L 8,L 7,L 13
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9040 090B 9040	SPF SFL SFL SFL SFL DEC ******** * BOXEN * ******* TN JP *******	11,L 10,L 9,L 8,L 7,L 13
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9D40	SPF SFL SFL SFL SFL DEC ******** * BOXEN * ******* TN JP ******* * BOXEO *	11,L 10,L 9,L 8,L 7,L 13 13,X10F1
0905 1040 0906 FB80 0907 FA80 0908 F980 0909 F880 090A F780 090B 9040 090B 9040	SPF SFL SFL SFL SFL DEC ******** * BOXEN * ******* TN JP *******	11,L 10,L 9,L 8,L 7,L 13 13,X10F1

.

•

:

.

1

•						
PAGE 223						
090F F120		SFR	1			
0910 14E8		JP	MK			
	****	****				
	* BOX	£P *				

0911 0101	MP	MOV	1,(7)			
0912-1080:		SSF				
0913 B720		ÇPY	7,T			
0914 F700		ŞFL	7	RESTORE	MAP	
0915 2180		LF	1,X1801			
0916 E120		AND	1,T	RESTORE	SIGN	OF
0917 1040		SPF				
0918 2180		ĻF	1,X'801			
0919 E120		AND	1,T	RESTORE	SIGN	OP
	****	****				
	# BOX	£S *				
	****	****				
091A 1600		LŲ	X1001			
0918 07E1		JE	FETCH			

. .

.

	* DIVIDE	ROUTINE **	*******	*****
	* OPCODE			

	* BOXEA			

091C 085F			SEPERATE	(LIR)
0910.0101		0V- 1-(T)		
091E 1080		SF		
091F 8120		PY 1,T		
0920 1040		PF		
4.20 5544	******			
	* BOXEB		F SIGN REQUIR	FD
	*****		r átán nhaátn	- v
0921 4COF			E 1	
0922 1529			r ,	
A.270 1401	• ******			
	* BOXEC		S REQUIRED	
	* 00/20		O REGUINED	
0923 CA03		OV 10,(N)		
0924 4902		MF 9,(M)		
	~~ ******			
	* BOXED		E ALCERDATE S	IGN OF RESULT
	* 50410		C ALULDRAIG S	TOW OF KEOULI
0925 8040		NC 12		
0926 D120		OR 1,T		
0927 5807			71 TEST FORE	(0 0) CASE
0928 156F				ZERO ATTEMPTD
V420 130F		-	ATATHE DI	ZERU ATTEMPTU

	* BOXEE			
0000 1100	******			
0929 1100				THREY
092A 06C8	-		PAGE OUT	INVEX
0928 8849	**	NC = 11,(T)		
092C 8A29		DD* 10,7,0	7)	
092D 1080		SF		
092E BD20		PY 13.T		
092F 1040		PF		
0930 8981		DD 9,L,(T)	
0931 1080		SF		
0932 BC20		PY 12,T		
0933 F721		FR 7,(T)		
0934 0120		OR 1,T		
0935 1040		PF		
0936 CC01		OV 12.(T)		
0937 9B21		BT 11,T,C	T)	
0938 BC60	-	PY 12, I, T		
0939 2000		F 13,X10C	1	
093A Ç201	M	OV 2;(T)		

.

. .

-

	B720		CPY	7.1				
0930			MOV	3,(7)				
0930	8820		CPY	8,T				
093E	C401		MOV	4,(T)				
093F	B920		ÇPY	9,T				
0940	C501		MOV	5,(T)				
0941	.BA20"		CPY	107 T				
0942	C601		MOV	6,(T)				
0943	8820		ÇPY	11,T				
0944	1080		SSF					
0945	C201		MOV	2,(1)				
0946	1040		SPF					
0947	8220		CPY	2,1				
0948	1080		SSF					
0949	C301		MOV	3,(T)				
094A	1040		SPF					
	B320		CPY	3,7				
0940	1080		SSF	• •				
094D	C401		MOV	4,(T)				
094E	1040		SPF					
094F	B420		CPY	4.T				
0950	1080		SSF	•				
0951			MOV	5,(1)				
	1040		SPF					
0953	8520		CPY	5,T				
0954	1080		SSF	T V V				
0955			MOV	6,(T)				
	1040		SPF					
0957			CPY	6,T	,			
0958			SSF					
0959			JE	Z11	ZERO	FILES	11 .	2
095A			SPF				•••	-
• • • • •	•••	*****						
		* BOXEF	. 🛪					

095B	500F	DF	TN	12, X10F1				
	1567	•	JP	DH				
• • • • •		*****	-					
		* BOXEG						

0950	1080		SSF					
	9043		DEC	13, (N)				
	9082		SBT	12,L,(M)				
0960			SPF	********				
0961			RMF	13,D,(U)				
0962	-		DEC	12				
0963			SSF	e m				
0964	-		CPY	0,T,(S)				
V704			ΨF I	VIII(0)				

•

:

PAG	E 226		
0965	1040	SP	
	155B	JF	
V/00	4000	ur *******	
		* BOXEH *	
		********	· · · · · · · · · · · · · · · · · · ·
0967	1080	DH SS	
	CB11		5F 9∀≕ 11,C,(T)
	ÇA91	MC	
	C991	MC	
	C891	MC	
	C791	MQ	
	5004	TN	
	1576	JP	
0,02		•• *******	- /
		* BOXEI *	•
		*******	• • • • • • • • • • • • • • • • • • • •
096F	C101		ν Σν 1,(T)
	8720	CP CP	
	F700	SF	•
	1180	LT	
	E120		ND 1,T RESTORE SIGN
	0053	JE	
	1600		
••••		~~~ ********	
		* BOXEDJ1	

0976	CB01	DJ1 MC	-
	1040	SF	
	9B38		BT* 11,C,T
	1080		SF
097A	CAOI	MC	
097B	1040	8 P	
0970	9A88		BT# 10,C,L,T
097D	1080	\$ 3	
· 097E	C901	MO	DV 9,(T)
097F	1040	SP	PF
0980	9988	S E	BT* 9,C,L,T
0981	1080	SS	
- 0982	C801	MC	DV 8,(T)
0983	1040	SP	PF
0984	9888	S E	BT* 8,6,C,T
× 0985	1080	\$\$	SF
0986		MO MO	DV - = T+ (T) - Contraction of the second states of the second states of the second states of the second states
0987	1040	SP SP	PF T
	9788	\$8	3T* 7,L,C,T
	1080	SS	
	4004	TZ	ZE 0,X1041 A = M ???
098B	156F	JP	P DI OVERFLOW WILL OCCUR

• ·

:

PAGE 226

-

.

.

098C	FCOO	SFL	12	GET LINK	BIT	
098D	4001	TZE	12, 1011		==> POSITIVE	RESULT
	156F	JP	DI		RESULT ==> A	
		*******		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
		* BOX£J *				

0988	1040	SPF				
0990		LF	13, X+51+			
·	-	*******				
		* BOXEN *				
^		*****				
0991	1690	LU	X1901			
	F600	SFL	6			
0993	1548	J₽ [™]	DS			

		* BOXEO *				

0994	1080	DO SSF				
0995		MOV	11,(T)			
0996	8627	ADD	6,T,(S)			
• • •	CA01	MOV	10,(T)			
•	85A7	ADD	5, T, L, (S)			
0999	-	MOV	9+(T)			
	84A7	ADD	4, T, L, (S)			
099 B		MOV	8,(T)			
0990		ADD	3, 7, 1, (8)			
099D	· · ·	MOV	7,(7)			
099E	8287	ADD	2,7,1,0,(S)		
		*****		•		
		* BOXEP *				
		******	_			
099F		SFL	12,L			
0940		MOV	12,(T)			
	BD20	CPY	13,T	\$13 <== L		
	1600	LU	X1001		GATIVE RESUL	
	4001	TZE	12, X1011	-	==> POSITIVE	RESULT
	1690	LU		POSITIVE		
	FC20	SFR	15	PUT VALUE	BACK IN LIN	K REG.
0986	1040	SPF				

		* BOXES *				
	5.00	******				
0947		SFL		LINK BITE	CONTAINS RIG	HT VALUE
0948		DS SFL	5.L			
0949		SFL	4 , L			
	F380	SFL	3,6			
	F280	SFL	2,L			
UYAC	F880	SFL	11,4			

.

.

• •

.

-

PAGE 228		
09AD FABO	SFL	10,6
09AE F980	SFL	9,6
09AF F880	SFL	8,1
0980 F780	SFL	7,6

	* BOXET *	

09B1 3DFF	AF	13, X1FF1
09B2 5DFF	TN	13, X1FF1
09B3 15BB	9L	DU
09B4 1080	SSF	
0985 F680	SFL	6,L
0986 F580	SFL	5,L
0987 F480	SFL	4 o L
0988 F380	SFL	3,4
0989 F280 0984 1594	SFL	2,L D0
V70A 1374	JP ********	00
	* BOXEU *	
	. ********	
09BB 1080	DU SSF	
09BC 4D01	BU TZ£	13, X1011 LINK = 1 ==> POSITIVE RESULT
09BD 15CA	JP	DW POSITIVE RESULT
••••	******	
	★ BOX£V ★	NEGATIVE RESULT

09BE CB01	MOV	11,(T)
09BF 8620	ADD	6,T
09C0 CA01	MOV	10,(T)
09C1 85A0	ADD	5, L, T
0902 0901	MOV	9,(T)
09C3 84A0	ADD	4067
09C4 C801 09C5 83A0	VOM	8,(T)
09C6 C701	ADD	3,L,T 7,(T)
0907 8280	MOV ADD	2,L,C,T
09C8 FD80	SFL	13,L S13 <== LINK BIT
09C9 158C	JP	BU SID TET EINK DIT

	* BOXEW *	POSITIVE RESULT

09CA C101	DW MOV	1,(T)
09CB 8720	CPY	7,1
09CC F700	SFL	7
09CD 1180	LT	X1801
09CE E120	AND	1/T
09CF 1600	LU	X1001
09D0 07E1	JE	FETCH

•

:

-

.

.

.

09D0	07E1	. NUM RI	OUTINE	E ****	*****	****	****	****	* * * * * *	*****	******
•••••		+ TUTO 1	DALITIK	E TAK		CUA	DACT	FDC			VEDEC
		* THIS		NC TAN	123 10	UTA	RACI	CRO .		. A Q	ALKEU
		* AND CI	ONVERI	IS THE	M TO	THEI	R BI	NARY	EQUIN	/ALENT	ſ
		*****	* *								
		* BOXEA			•						
		******	* *								
0901:	8000=	NUM	20F-	13							
0902		-									
			ZOF	12							
09D3	8800		ZOF	11 -							
09D4	27F1	1	LF	7, X 1 E	718						
• • • •					• •						

		* BOX£B	*								
		******	* *								
0905	8746	NB	INC	7,(U)	1						
0,03	0,40			1100							
		*****	* *								
		* BOX£Ç	*								

	(
0906			CP	7.X11	.91						
09D7	1013	,	JP	ND							
	• • •	******	-								
		* BOXEJ									
		*****	* *								
09D8	27F1	1	L P	7, X18	7 A Å						
	~				••						
09D9			ZOF	9							
09DA	BAGO		ZOF	10							
		*****	* *								
		* BOXEK									
		-									
		*****	* *								
09DB	8746	NK	INC	7,(U)	1	•					
	-	******	- •								
		* BOXEM									
		*****	* *								
0900	110F		LT	XIOF1	}			•			
09DD			SSF								
09DE	0029	(EOT#	0,T,((†)						
09DF	1040	1	SPF								
- • • •	••••	*****									
		★ BOX£N	*								
		******	* *								
09E0	8020		ADD	13,T							
09E1			ADD	12.1							
09E2	8880	4	ADD	11,6							
09E3	8480		ADD	10.L	•						
09E4	0401		ADD	91616							
		*****	* *								
		* BOXEL	*		·						
	/ m / .	*****									
09E5	071A	· [CP	7,X11	AI						

· .

..

.

•

09E6	15F2	JP ********	NQ
09E7 09E8 09E9 09EA 09EB 09EC 09ED 09EE 09EF	B220 CA01 B320 *CB01" B420 CC01 B520 CD01 B620	* BOXES * ****** CPY MOV CPY MOV CPY MOV CPY MOV CPY	2,T 10,(T) 3,T 11,(T) 4,T 12,(T) 5,T 13,(T) 6,T
09F0 09F1	1600 07E1	******* * BOXEU * ******** LU JE *******	XIQOI FETCH
09F2 09F3 09F4 09F5 09F6 09F7 09F8	CAOI	* BOX£O * ******* NO CPY MOV CPY MOV CPY MOV CPY	2,T 10,(T) 3,T 11,(T) 4,T 12,(T) 5,T
09F9 09FA 09FB 09FC 09FD	CD01 FD00 FC80 FB80 FA80 FA80	MOV ******* * BOX£P * ******** SFL SFL SFL SFL	13,(T) 13 12,L 11,L 10,L
0A00 0A01	F980 FD00 FC80 FB80 F880 F980	SFL SFL SFL SFL SFL SFL SFL ******* * BOXEQ *	9,L 13 12,L 11,L 10,L 9,L
0 A 0 4 0 A 0 5 0 A 0 6	8D20 C501 8CA0	******** ADD MOV ADD	13,T 5,(T) 12,T,L

.

.

0A07	C401	MOV	4,(T)
80A0		ADD .	11,T,L
0A09	•	MOV	3,(T)
OAOA		ADD	10,T,L
OAOB		MOV	2,(T) ·
OAOC	89A0	ADD	9, T, L
		* BOXER *	
	5	******	
DAOD		SFL	13
OAOE	-	SFL	12, L
OAOF	-	SFL	11,L
0A10 0A11		SFL	10,L
0A12	•	SFL JP	9,L,(T)
ANTC	1 300	"U *******	NK
		★ BOXED ★	

0A13	1106	ND LT	X10F1
	929	EOT*	0,T,(T)
V h 4 4	~~~ *	*******	
		* BOXEE *	

0A15	8020	ADD	13,T
0A16		ADD	12.6
0A17		ADD	11, L, (T)
••••		******	
		* BOXEF *	

0A18	8820	CPY	8,T
0A19		MOV	12,(T)
OAIA	•	CPY	9,1
0A1B	CD01	MOV	13, (T)
	-	******	
		* BOX£G *	

OAIC	FDOO	SFL	13
0A1D		SFL	12,1
0A1E		SFL	11,L
0A1F		SFL	13
0420		SFL	12,L
0A21	F880	SFL	11,L

		* BOXEH *	

2540		ADD	13,T
0423	•	MOV	9,(T)
QA24	SÇAQ	ADD	12, L, T

.

.

.

		•
PAGE 232		
0A25 C801	MOV	8,(T)
0A26 8BA0	ADD	11, T, L
·	******	
	* BOXEI *	

0A27 FD00	SFL	13
0A28+ FC80+	SFC	1276
0A29 F880	SFL	1106
0A2A 15D5	JP	NB

:

.

-

.

•

.

* BOX£A * SUBTRACT 254,0BE,3FF FROM A REG, **NQTE THIS IS*THE HEXENUMBER = 9,999,999,999 DEC ******** 0A2B 11FF CHAR LT X1FF1 0A2C 9638 SBT* 6,7,C 0A2D 11E3 LT X1E31 0A2E 9588 SBT* 5,7,L,C 0A2F 1108 LT X1081 0A30 9488 SBT* 4,L,7,C 0A31 1154 LT X1541 0A32 9388 SBT* 3,L,7,C 0A33 1102 LT X1021 0A34 9288 SBT* 2,7,L,C	*** E
********* 0A2B 11FF CHAR LT X1FF1 0A2C 9638 SBT* 6,T,C 0A2D 11E3 LT X1E31 0A2E 9588 SBT* 5,T,L,C 0A2F 1108 LT X1081 0A30 9488 SBT* 4,L,T,C 0A31 1154 LT X1541 0A32 9388 SBT* 3,L,T,C 0A33 1102 LT X1021	
0A2C 9638 \$BT* 6,T,C 0A2D 11E3 LT X'E3' 0A2E 9588 \$BT* 5,T,L,C 0A2F 110B LT X'0B' 0A30 9488 \$BT* 4,L,T,C 0A31 1154 LT X'54' 0A32 9388 \$BT* 3,L,T,C 0A33 1102 LT X'02'	ŧ
0A2D 11E3 LT x1E31 0A2E 9588 \$BT* 5,T,L,C 0A2F 110B LT x10B1 0A30 9488 \$BT* 4,L,T,C 0A31 1154 LT x1541 0A32 9388 \$BT* 3,L,T,C 0A33 1102 LT x1021	
0A2E 9588 \$BT* 5,T,L,C 0A2F 110B LT X10B1 0A30 9488 \$BT* 4,L,T,C 0A31 1154 LT X1541 0A32 9388 \$BT* 3,L,T,C 0A33 1102 LT X1021	
0A2F 110B LT X10B1 0A30 9488 \$BT* 4,L,T,C 0A31 1154 LT X1541 0A32 9388 \$BT* 3,L,T,C 0A33 1102 LT X1021	
0A30 94B8 \$BT* 4,L,T,C 0A31 1154 LT x1541 0A32 93B8 \$BT* 3,L,T,C 0A33 1102 LT x1021	
0A31 1154 LT X1541 0A32 9388 SBT# 3,L,T,C 0A33 1102 LT X1021	
0A33 1102 LT X1021	
0A34 9288 SBT* 2,T,L,C	
0A35 F780 SFL 7,L	
0A36 5701 TN 7,X1011 TEST LINK BIT	
0A37 1C3A JP HD	
0A38 5004 TN 0,X1041 TEST ZERO	
0A39 0D53 JE OVERFL GO SET OVERFLOW FLAG	
★ BOX£D ★	

0A3A C201 HD MOV 2,(T)	
0A3B B720 CPY 7,T	
0A3C C301 MOV 3,(T)	
0A3D B820 CPY 8,T 0A3E C401 MOV 4,(T)	
0A3F B920 CPY 9,T	
0A40 C501 MOV 5, (T)	
0A41 BA20 CPY 10,T	
0A42 C601 MOV 6,(T)	
0A43 BB20 CPY 11#T	

0A44 1100 LT X1001	
0A45 06C8 JE VIA	
0A46 1080 SSF	
0A47 F701 SFL 7,(T)	
0A49 2C07 LF 12,X1071 LOAD CHARACTERECOUNTER	

*

. .

|--|--|--|--|

	7 //						
PAGE 2	24		•				
0A49 2C	07 ***	*****					
• •		OXEF *					

QA4A 16	00 HF	LU	X1001				
OA4B OA	66	JE	5BY10				
0A4C 9C	46	DEC	12,(0)	LOAD	MASK, DECR	EMENTECOUNTEI	2
0740-11	60 -	L ***	X-1801	-	·	·	
OA4E CB	21	LOR	11, T, (T)	PICK	UP NEXT AS	CII CHARACTE	R
OA4F BO	27	CPY	0,T,(S)				
0A50 6CI		ÇP	12,X1FD1				
0A51 1C		JP	нн				
0A52 1C	4 A	JP	HF				
	***	*****					
	* B	OXEH +					
	***	*****					
0A53 2Ç		LF	12,X1071				
0454 16		LU	X+00+				
0A55 0A		JE	5 BY10				
0A56 9C	46	DEC	12,(U)				
0A57 11		LT	XIBOI				
0A58 CB		LOR	11,T,(T)				
QA59 104	40	SPF					
0A5A 80	27	CPY	0,T,(S)				
0A58 10	80	SSF					
0450 601		ÇP	12,X1FD1				
0A5D 1C		JP	HI				
OASE 1C	54	JP	HH+1				
	***	*****					
	★ B	OXEI *		•			

0A5F 10		SSF					
0A60 F1		SFR*	1,(T)				
0A61 B7	20	CPY	7,T				
0462 11	80	LT	X1801				
0A63 E1	20	AND	1+T				

	* B	QXEJ *					

OA64 16		LU	X1001				
0465 07	E1	JE	FETCH				

:

.

*	THIS IS A 5 BYTE DIVIDE ROUTINE
****	****
* BQ	XEA *
****	****
0A66 1080 .5BY	10 SSF
0A67 B700	ZOF 7
0A68-B800	ZOF 8
QA69 B900	ZOF 9
0A6A BADO	ZOF 10
0A6B BB00	ZOF 11
0A6C 1040	SPF
0A6D 2C23	LF 12,X1231 # OF TIMES THRU ROUTINE

	XEAA*
0A6E 2006	LF 13, X1061
OA6F FB00 TAA	SFL 11
0A70 FA80	SFL 10,L
0A71 F980	SFL 9,L
0A72 F880	SFL 8,L
0A73 F780	SFL 7,L
0A74 9D40	DEC 13
0A75 4DFF 0A76 1C6F	TZ 13,XIFFI
	***** X£B * INITIALIZE FIRST PASS
	VID H THITHPITC LIKEL LWGG
0A77 1690	LU X'90' SET UP SUBTRACT
0A78 FB00	SFL 11
0A79 110A	LT XIQAI LOAD T WITH SUBTREND
0A7A 1C87	JP TE JUMP TO SHIFTEROUTINE

	XEC *
•	***
0A7B 8827 TC	ADD 11,7,(S)
0A7C 8A87	ADD 10, L, (S)
0A7D 8987	ADD 9, L, (S)
0A7E 8887	ADD 8,L,(S)
0A7F 8787	ADD 7, L, (S)
****	****
. ★ BQ	XED * TEST RESULTS
****	***
*	LINK = 0 ==> NEGATIVE RESULT
*	LINK = 1 ==> POSITIVE RESULT
0A80 FD80	SFL 13,L
0A81 FD28	SFR# 13
082 1600	LU X1001 ASSUME NEGATIVE RESULT
0A83 4D01	TZ $13_{4}X^{\dagger}01^{\dagger}$ LINK = 1 ==> POSITIVE

• •

.

.

PAG	E 236			
	1690	LU	X1901	POSITIVE RESULT
0A85	1040	SPF		

		* BOX£E *		

	FBBO	SFL	11,L	LINK BITECONTAINS RIGHTEVALUE
	FA80	TE SPL	10,L	
	F980	SFL	9,6	
	F880	SFL	8,4	
0 A 8 A 0	F780	SFL	7.4	

		* BOX£F *		·

	3CFF	AF	12,XIFF1	DECREMENTECOUNTER
	SCFF	TN	12,X1FF1	FINISHED???
	1095	JP	TG	RETURN
	1080	SSF		
+	FB80	SFL	11,1	
	FA8Q	SFL	10.L	
	F980	SFL	9,4	
	F880	SFL	8,6	
	F780	SFL	7,6	
0494	1,0,78	JP	TC	

		* BOXEG *	FINISHED	DIVIDING, GET REMAINDER +VE

	1080	TG SSF		
	4001	TZ	13,X1011	LINK = 1 ==> POSITIVE RESULT
0497	1020	RTN		· · ·

		* BOXEH *	REMAINDER	IS NEGATIVE

	110A	LT	XIQAI	
	8820	ADD	11.T	
	8480	ADD	10,L	
	8980	ADD	9,L	
	8880	ADD	8,L	
	8780	ADD	7,4	
	1600	LU	X1001	
0A9F	1097	JP	TG+2	

-

.

	* THIS ROUT	TINE ************************************
	* OPCODE 06	

	<pre># BOX£A1* ********</pre>	
0440-0911	SHIFT MOV-	9
0AA1 CA91	MOV	10,C,L,(T)
0AA2 4004	ŤZ	0,X1041 TEST IF 0 BYTES TO SHIFT
0AA3 07E1	JE	FETCH NO OPERATION, RETURN
Autor Alma	***	ERION NO OFERMIZONY REFORM
	* BOXEA *	

0AA4 4C01	TZE	12, X1011 TEST FORESHIFTERIGHTECOMMAND
OAAS 1CCF	JP	SL. SHIFT RIGHT

	★ BOX£B ★	SHIFT LEFT ROUTINE

QAA6 5Ç04	SB TN	12,X1041 TEST FOR CIRCULAR SHIFT
OAA7 1ÇAÇ	JP	SD NON=CIRCULAR SHIFT

	* BOXEC *	CIRCULAR SHIFT

0AA8 C201	MOV	2,(T)
0AA9 1080	SSF	
OAAA BB20	CPY	11#T
OAAB 1CAE	JP	SE

	* BOXED *	NON=CIRCULAR SHIFT
0440 1080	*****	
OAAC 1080 Qaad bboo	SD SSF	
VAAU DOVV	ZOF	11
	* BOXEE *	
	* 99816 *	
0AAE 1040	SE SPF	
OAAF C301	MOV	3,(T)
0AB0 B220	CPY	2,1
0AB1 C401	MOV	4, (T)
0AB2 8320	CPY	3,T
QAB3 C501	MOV	5,(T)
0AB4 B420	CPY	4, T
0AB5 C601	MOV	6, (T)
0AB6 8520	CPY	5,1

	* BOXEH *	TEST FOR SLA COMMAND

0AB7 8600	ZOF	6 ASSUME SLA COMMAND

•

:

.

	0AB7	B600	*******		
	• · · • ·		* BOXEF *		

	0488	5006		12.11061	TEST IF SLA COMMAND
		1CCA	JP		SLA COMMAND
	thu r		*******	0.1.1	OFA COURAGO
			* BOXEG *	ST AY FOR S	LC-COMMAND
			*****	APHVEON A	re commu
	0 A B A	1080	SSF		
		C201	MOV	2,(T)	
		1040	8PF	My X + Z	
	QABD		CPY	6,T	
•		1080	SSF	411	
		Ç 301	MOV	3,(T)	
		B220	CPY		
		C401		4, (T)	
		B320		3,1	
		C501		5,(T)	
		B420		4,T	
	0AC5	-	MOV	6, (T)	
		8520		5,T	
		CB01	NOV	11,(T)	
		B620	CPY		
		1040	SPF		
	Vny /		*******		
			* BOXEI *	DECOEMENT	COLINITED
			******	Andernendel	COURTER
	0404	9450	SI, DEC	10.0	
		9990	8BT	9, L, C	
	V 140	~ ~ ~ ~	*******	,,,,,,	
			* BOX£J *		

	DACC	5004	TN	0. 11041	TEST RESULT
		1CA6	JP	SB	
	4744	****	*******	30	HUHALCKU KCOULI
			* BOXEK *	ZERO RESU	1 7
			******	tevé vecé	
	DACE	07E1	JE	FETCH	
	ANAC	V/64	*******	rutun	
			* BOXEL *	DICHT SHT	FT ROUTINE
			*******	NTOUT OUT	
	AACE	5004	SL. TN	12. 10/11	TEST IF CIRCULAR COMMAND
		1CF2	JP	SN.	
		♦₩ ₽°₩	*******	014	HOHACTUCOPEN CONDEND
			* BOXEM *	CIRCULAR	COMMAND
			* 80725	CTUCULUU	UUMMANU
	0404	1080	SSF		
		C601		6.773	
	VAUE	AAA1	MOV	6,(T)	

. .

.

.

PAGE 238

FROL 637		
0 A D 7 4 0 // 0	605	
0AD3 1040	SPF	
0AD4 B720	CPY	7,T

	* BOXEP *	SHIFT SECONDARY FILES (XEREG,)

0AD5 1080	SP SSF	prove of sections
0AD6 C501	MOV	57 (1)
0AD7 8620	CPY	6,T
0AD8 C401	MOV	4,(T)
0AD9 8520	CPY	5,T
0ADA C301	MOV	3,(T)
OADB B420	CPY	4,T
0ADC C201	MOV	2,(T)
0ADD 8320	CPY	3,T
0ADE 1040	SPF	
OADF C601	MDV	6,(T)
0AE0 1080	SSF	
0AE1 8220	ÇPY	2,1
0AE2 1040	SPF	

	* BOXEQ *	SHIFT PRIMARY FILES (A REG,)
	******	•
0AE3 \$501	SQ, MOV	5,(T)
0AE4 8620	CPY	6 , T
0AE5 C401	MOV	4,(T)
QAE6 8520	CPY	5,T
0AE7 C301	MOV	3,(7)
0AE8 8420	CPY	4 <i>e</i> T
0AE9 C201	MOV	2,(T)
0AEA 8320	ÇPY	3,T
OAEB C701	MOV	7,(T)
OAEC B220	CPY	2,T

	BOXER *	DECREMENTECOUNTER

OAED 9A50	DEC	10,C
0AEE 9990	SBT	9,L,C

	# BOXER *	TEST IF RESULT ZERO

0AEF 4004	T 2	0,X1041
0AF0 07E1	JE	FETCH ZERO RESULT
OAF1 1CCF	JP	SL. NON#ZERO RESULT
·	******	
	* BOXEN *	NON=CIRCULAR SHIFT

0AF2 8700	SN, ZOF	7

•

PAGE 239

PAGE	240	
------	-----	--

	* BOX£O *	TEST IF	SRA OR	SRAXECOMMAND

0AF3 5002	TN	12, 1021		
OAF4 1CE3	JP	SQ.	SRA	COMMAND
OAF5 1CD5	JP	SP	SRAX	ECOMMAND

.

.

:

.

.

-

	A MOV POUTS	NE********
	* OPCODE 07	~~~~~

	* BOXEA *	

0AF6 1101	MOV LT	X+01+
0AF7" 05CU	JE	VIA- PAGE- IN INDEXE#1
ANII AAAA	보다. 호	MOVE INDEXE1 (S9,S10) TO P7, P8
0AF8 1080	* SSF	MUVE INVERED (34/310) IV P// PO
0AF9 C901	MOV	0 (*)
0AFA 1040		9,(T)
0AFB B720	SPF	• •
0AFC 1080	CPY	7, T
OAFD CA01	SSF	
-	MOV	10,(T)
0AFE 1040 0AFF 8820	SPF	0 w
VAFF DOCY	CPY	817 AD THET CONTENTS OF THDEMEN
	*	ADJUST CONTENTS OF INDEXES
	*	INDEX1<=>INDEX1 + F (# OF WORDS MOVED)
0800 CC01	MOV	12,(T)
0801 1080	. SSF	
0B02 8A20	ADD	10,T
0803 8980	ADD	9,4
0B04 1040	SPF	
	•	CONVERT # OF WORDS (MIXAL) TO TRANSFER
	*	TO # OF BYTES (MICRODATA) TO TRANSFER
	*	F <== F * 8
0805 FC00	SFL	12
0806 FC00	SFL	12
0807 FC00	SFL	12
	•	CONVERTEMIXAL ADDRESS FROM INDEXE1
	*	TO MICRODATA ADDRESS
	*	MOCRODATA ADDRESS = MIXAL ADDRESS * 8
0808 F800	SFL	8
0B09 F780	SFL	7,1
0B0A F800	SFL	8
0B0B F780	SFL	7,1
OBOC FBOO	SFL	8
080D F780	SFL	7,6
	\$	SET UP ADDRESSES FOR READ WRITE LOOP
OBOE 9840	DEC	8
0B0F 9780	SBT	7,1
0B10 9A40	DEC	10
0B11 9980	. SBT	9,6
0B12 2B05	LF	11,X1051 SKIP MASK
	*	SENDING ADDRESS IN P9, P10
	*	RECIEVING ADDRESS IN P7, P8
	*	BYTE COUNTER IN P12

•

		* BOXE		READ WRIT	E LOOP
		*****	* * *		
0B13		RŧW	INC	10,(N)	
QB14	A982		RMF	9, L ,(M)	READ A BYTE

		* BOXE			

0B15			INC	8,(N)	
0B16	A792		WMF	7,L,(M)	WRITE A BYTE

		* BOXE			
		*****		_	
0817	9Ç4Q		DEÇ	12	ADJUST BYTE COUNTER

		* BOX£	•		

0B18	-		LT	X+05+	LOAD T WITH SKIP MASK
-	EA29		AND*	10, 7, (7)	
0B1A			XOR*		TEST IF TIME TO SKIP 2 BYTES
0B1B			TZ		TIME TO SKIP TWO BYTES??
OBIC	1020		JP	SKIP	YEŞ

		* BOXE			

0B1D		MB	TZ	12,X1FF1	TRANSFEREDONE??
0B1E	1013		JP	ReW	

		* BOX£I	F 🛊		

081F	07E1		JE	FETCH	

		* BOX£0		SKIP TWO	BYTES
		*****	•		
0820		,SKIP		X1021	
0821			ADD	10,T	INCREMENTESOURCE ADDRESS
0822			ADD	916	
0B23			ADD	8,T	INCREMENTETARGET ADDRESS
0B24			ADD	7,6	
0825			SBT	12,7	INCREMENTECOUNTER
0826	IDID		JP	MB	

.

.

-

*	LOAD RO	UTTNE	
•			ES ALL 16 LOAD COMMANDS
*			FR HER IG FOND GOUNANDD
**	****		
		PUT RIGHT F	FIELD SPEC IN PIL. LEFT FIELD
	****	•••••••••••••••••••••••••••••••••••••••	
0827 085F LO	AD: JE	L.R.	SEPERATE (LIR)

*B	OXEB *	TESTOIS S	SIGN BYTE REQUIRED?

0B28 2780	LF	7,X1801	
0B29 4C07		12,X1071	
0B2A 1D6C	JP	ĻD	JUMP TO BOXED

	OXEC * REA	AD IN SIGN	BYTE

0B2B CA03 0B2C C902		10,(N)	
OB2D ACCO	MOV RMF	9,(M)	
	****	12,1	
		TESTALAOD	NEGATIVE COMMAND?
	****	1001-ENOD	HEGALTEL CUMPLANUT
082E 5010		13, X1101	·
0B2F 1031	JP		JUMP TO BOXEG
· · · · · ·	*****	• •	
	OXEF .	FLIP SIGN	BIT IN T

0830 D729	XOR*	7,T,(T)	
**	*****		
*B	OXEG 🔹		
**	*****		
0B31 E729 LG	AND+	7, 7, (7)	AND OFF SIGN
0B32 CD20	LOR	13,T	
0B33 1601	LU	X1011	
0B34 2801	LF	8,X1011	
0835 2705	LF	7, X1051	
0B36 CC01		12,(T)	
0837 9829		11,T,(T)	
0838 9720	SBT	7.1	
	*****		· · · · · · · · •
	OXEN * TES"	THLUAD A CO	JMMANDY
0839 5007	***** TN	13, X1071	
0834 1059	JP		TUMB TO DOVEC
•	۲۲ *****	LS	JUMP TO BOXES
	OXEI *	TEST INAN	INDEXECOMMAND?
	*****	ingin Pouc	· A HARMAR A A HIGHLAN \$
0838 1107	LT	X1071	
· · · · · · · · · · · · · · · · · · ·		•• • •	

:

	ED29		AND#	13, T, (T)					
	1080		SSF						
	2007		LF	13, X1071					
	DD38		XOR*	13,7,0					
	1040		SPF	*****					
0B41			ŤZ	0, X1041					
	:1056-		Jpan	LR-	TIMD	τħ	BOYER-	1010	XEINSTRUC
V 57 47 46 44	• • • • • • •	*****	-	W 1/-	A A late.	ŧŬ	VVALNO	LUNU	VETHOLKOC
		BOX£J							
AD#7	5047	*****		ee wines					
0B43			TN	11.X1071					
0 B44	INOF		JP	LL	JUMP	ŢŨ	BOX£L,		
		******	•						
		*BOX£K	*						

0845			MOV	12,(7)					
	9829	LK .	SBT*	11, T, (T)					
0B47	8720		CPY	7,7					
	67FE		ÇP	7.XIFEI					
0B49			JP	LN					
	-	*****	-						
		*BOXEM	*						

0B4A	8041		INC	12,(7)					
	1046		JP	LK					
4040	• • • • •	******	-	he FN					

		*BOXEN							
	PDAI	*****							
OB4C	-	LN	MOV	11,(7)	•				
	DC38		XOR*	12,T,C					
0B4E	4701		LF	7,X1011					

		*BOX£O	*				•		
		*****	: #						
084F	4004		TZ	0,X1041					
		*****		÷					
		*BOX£P	*						

0850	8740		INC	7					
• •		*****	-	Ŧ					
		*BOXEQ	,						
	•	******						-	
0851	1600		Ĺυ	X1001					
	0604	L 4	JE	PAGE	CO 04	CE	TAL TAINS	venci	
				FAUL	UU PA	19E	IN INDE	LARKE	91915K
	1040		SPF	a visai					
	2808		L.F.	8, X1081					
0822	1608		ĻU	X1081					
		******	1	•					

.

•

.

.

·

		*BOX£R *	

0856		LR MOV	
	1080	SSF	
0858	8020	ÇPY	13,T

		*BUXES *-	
		*****	-
	1180	LS LT	X 1801
	ED29	AND	
	B027	CPY	
-	1040	SPF	
085D		NOM	
	8423	ADD	
	8982	ADD	
	9829	SBT	
	BÇ60	CPY	12,1,7
0862	1100	LT	XIOOI ZERO T

		* BQX£T *	

QB63	8846	LT INC	8,(U)
0864	9750	DEC	7.0
	-	******	
		BOX£U	TEST LOOP VARIBLE

0865	4006	TZ	0,X1061
QB66	1070	JP	LW JUMP TO BOXEW
		*****	•
		*BOX£V *	TEST= LOAD A COMMAND?

0B67	4007	TZE	13,×1071

		*BOX£X *	

0868	1080	SSF	
	•••	*****	
		BOX£AA	

0869	B027	CPY	0,T,(S)
	1040	SPF	
	1063	JP	LT
	•	*******	- ·
		*BOXED *	

086C	1100	LD LT	X+00+
	102E	JP	LE
		******	* *

۰.

ł.

-

	★BOX£L ★	

0B6E 2703	LL LP	7,X1031
0B6F 1D51	JP	LQ
	* * * * * * *	
	*BOX£₩ *	

0870 5807	LW TN	11,X1071

	*BOXEY *	

0B71 1D7E	JP	LFF
	•	hag∃ f

	*BOXEZ *	
	****	• (-)
0B72 A001	LZ RMF	0,(T)

	BOX£BB	TEST FOR LOAD A COMMAND

0873 4007	. TZ	13,X1071

	BOXECC	

0874 1080	SSF	
0014 1000	• • •	

	BOXEDD	

0875 8027	ÇPY	0,T,(S)
0B76 1040	\$PF	•
0B77 9Ç50	DEC	12,0

	BOX£EE	TEST LOOP VARIBLE P12

0B78 4006	TZ	0,X1061
0B79 1D7E	JP	LFF RETURN

	BOXEGG	

0B7A 8A43	INC	10, (N)
0878 8982	ADD	9,L,(M)
0876 8846	INC	8,(U)
0870 1072	JP	L Z

	BOXEFF	

0B7E 1600	LFF LU	X1001
0B7F 07E1		FETCH
	JE	r • ; • f

.

•

.

-

087F	07E1	+STORE R	DUTIN	1E ****	******	*****	*****	*****	****
			S THE	STORE	ROUTINE	E ITEHANDLE	S ALL	STORE	COM
		*							

		* BOXEA							
	A955	******			6r.01				
0B80	VODF	STORE J		L.R	SEPI	ERATE (LJR))		

		* BOX£B							
0881	9829		BT*	11,7,(1	• •				
0882			PY P	7,T,I					
0883			ov v	12,(1)					
0884			DD	10, T, (N	1)				
0885			DD	9.L. (M)					

		* BOXEC	*						
		******	*						
QB86	-	C		13, X'E7	71				
0887		J		SG		TO BOXEO: S	STORE	A	
0888		C		13, XIE1					
0889	1DAF	J	9	SQ	JUMP 1	TO BOXEQ: S	STORE	INDEX	

		* BOXED&							
0 B 8 A	ADEA	******* Ci		13, XIE0					
	1099	ມ []		SG	•	TP BOXEG: S	TAPE	v	
	6DDF	C		13, XIDF		IF DUALUS (JUNE	^	
0B8D		J		SF		TO BOXEFE S	STORE	J	
••••		*		V		MP IMPLIES			
		******	*						
		* BOXEH	*						

0B8E			NÇ	7					
0B8F	8740	I	NC	7					
0890	1DB6	J		SXE	JUMP 1	TO BOXEX			

		★ BOXEF							
		******			~ 4				
0891		SF T		12,X1FF	* *				
0892 0893	-	J		*+5					
-	1100		MF	7,D					
0895		Ļ	T NC	X1001					
0896				10,(N) 9,L,(M)	•				
0897				12,X100					
0898		J		SU	¢ *				
U U 70	• <i>w u ¬</i>	¥1	-	50					

•

:

0B98 1DB4	*****	
0070 1004	* BOXEG *	
	-	
0B99 CC01	******	(3 (*)
089A 8820	SG MOV	12,(T)
· · ·	ÇPY	8,T
0B9B 2CC7	LF	12,X1C71
0890°C701°	MOV	77(1)
0890 9026	SBT	12,T,(U)

	* BOXEDD*	

089E 5807		8, X1071
0B9F 16C1	LU	XICII
OBAO 1DA2	JP	ŞJ

	* BOXEI *	

0BA1 8C46	SI INÇ	12,(U)

	* BOX£J *	

OBA2 6DE7	SJ CP	13,X1E71
OBA3 1DA5	JP	SL JUMP TO BOXELISTORE A

	* BOX£K *	

0BA4 1080	SSF	

	* BOX£L *	,

0BA5 0001	SL EOT	0,(T)
0BA6 1040	SPF	
	*******	·
	# BOXEM #	

08A7 A750	WMF	7,0

	* BOXEN *	

08A8 570F	SN TN	7, XIOFI

1	* BOXEP *	

OBA9 1DAD	JP	SEN

	* BOXEO *	•

OBAA 8A43	INC	10, (N)
		· · · · · · · · · · · · · · · · · · ·

DAC	5 3/10					
PAG	E 249					
. OBAB	8982		ADD	9, L, (M)		
OBAC			JP	SI		
		******	***	-		
		* RETUR	I OT N	FETCH ROL	UTINE	

OBAD		SEND	LU	X1001		
VDAC-	OTET		JE	FETCH		
		******* * BQX£G				

OBAF	0604	SQ	JE	PAGE	60	PAGE IN INDEXEREGISTER
0880		-	SPF		••	inde to togentropeter

		* BOXER	* *			

0BB1			TN	12,X107	*	•
0 882	1004		JP	ST		
		* BOXES				
0883	2008	******	LF	13 VICA		
0000		*****	-	12,X1C8	Ŧ	
		* BOXEL				

0BB4	67FE	ŞU	ÇP	7,XIFEI		
0BB5	1001		JP	SV	JUMP	TO BOXEX: $P7 < OR = 1$

		* BOXEX	(*			
0886	1100		1 * *	¥1001		
	1100	SX£ ******	LT	X1001		
		+ BOXEY				
		******	**			
0887	67FD	SY	CP	7,XIFDI		
0688	1DBD		JP	SZE	JUMP	TO BOXEZ: P7 . OR = 2
	•	******	**			-
		* BOXEA				
		******		-		
0889	A750		WMF	7,0		

		* BQX£8				
OBBA	8443		INC	10, (N)		
0BBB			ADD	9,L,(M)		
OBBC			JP	SY		
		*****	-			
		* BOXEZ				

. OBBD	ODDF	SZE	ÇP	13, XIDFI	l i	

-

088E 10C0 088F 10A0 08C0 60E0 08C1 10C3 08C2 10A1 08C3 4702	JP JP CP JP JP TZE	*+2 SEND 13,x1E01 *+2 SI 7,x1021
08E4-18A12	J Per	SI-
0BC5 5701	TN	7,X1011
OBC6 1DAD	JP	SEND
0807 2009	LF	12, X1091
OBC8 1DA1	JP	SI
· ·	*******	
	* BOX£T *	

0BC9 1080	ST SSF	0.45
08CA C801	MOV	8,(T)
OBCB 1040	SPF	

	* BOXEW *	
AD.0.6 ATCA .	******	
0BCC A750	WMF	7,0
0BCD 2CC8	LP	12, X1C81
OBCE 8A43	INC	10, (N)
0BCF 8982	ADD	90L0(M)
0BD0 1DB6	JP	SX

	* BOXEV *	

OBD1 57FF	SV TN	7, X1FF1
OBD2 1DAD	JP	SEND
0BD3 8C46	INC	12,(U)
OBD4 1DA1	JP	SI

•

•

.

-

:

.

.

	* JRED DEC	ODE ROUTINE	******

	* BOX£O *		
	****	,	
0BD5 4C08	JRED TZ	12, X1081	
0BD5	JBUS EQU	JRED	
OBDE-OBED	Je	DRED	
0BD7 4C01	TZE	12, X1011	TTY???
OBD8 OBF2	JE	TBUS	
0BD9 5C02	TN	12, 1021	
OBDA 1DE7	JP	JCRD	

	* BOX£A * *******		
0BDB 1125	JPRNT LT	X+251	
0000 ** **	****	N C J I	
	* BOXEB *		

0BDC 2701	LF	7.×1011	
OBDD 064E	JE	DIX	
· · · · ·	*******	•••	
	* BOXED *		

0BDE 9750	, JTESTEDEC	7,C	
0BDF 5004	ŢN	0,X1041	
OBEO 1DE4	JP	JBG	

	* BOXEE *		
	*****	· - · · · · · · ·	
0BE1 5D04	JBE TN	13,X1041	
•	*****		
	* BOXEF *		
0BE2 07E1	*******	RETOU	
ADES ALS	JE	FETCH	
	******** * BOX£H *		
			
OBE3 OCD4	JE	JR	
	***	U IN	
	* BOXEG *		•

0BE4 5D04	JBG TN	13, X1041	

	* BOXEH *		

0BE5 0ÇD4	JE	JR	

	* BOXEI *		

. .

0BE6 07E1 JE FETCH ******** JCRD * * JCRD* ******* ******** * 0BE7 1387 JCRD LN 0BE8-123F** LM** HICORE 0BE9 A000 RMF 0 0BE8 10EB JP *+1 0BE8 8760 CPY 7.T.I 0BEC 1DDE JP *JTEST ******** * DBUS 0BED 1114 DBUS LT X'14' 0BED DRED EQU DBUS 0BEE 04C JE * 0BE5 TO8 JE DIX * TESTÉIF CONTROLLER IS READY 0BEF 5708 TN 7.X'08' 0BEF 5708 JP JBG NOT READY 0BF1 1DE1 JP JE READY
******** ******** 0BE7 1387 JCRD LN 0BE6=123Fm LM- HICORE 0BE9 A000 RMF 0 0BE4 1DEB JP *1 0BE8 B760 CPY 7.T.I P7<===CCNT+1
0BE7 1387 JCRD LN CCNT 0BE8-123F** LM- HICORE 0 0BE9 A000 RMF 0 0BE9 A000 RMF 0 0BE9 JP *+1 0 0BE8 B760 CPY 7,7,1 P7<===CCNT+1
0BE7 1387 JCRD LN CCNT 0BE8-123F** LM- HICORE 0 0BE9 A000 RMF 0 0BE9 A000 RMF 0 0BE9 JP *+1 0 0BE8 B760 CPY 7,7,1 P7<===CCNT+1
08E8-123F** LM** HICORE 08E9 A000 RMF 0 08EA 1DEB JP *+1 08EB 8760 CPY 7, T, I P7<==CCNT+1
08E8-123F** LM** HICORE 08E9 A000 RMF 0 08EA 1DEB JP *+1 08EB 8760 CPY 7, T, I P7<==CCNT+1
OBE9 A000 RMF 0 OBEA 1DEB JP **1 OBEB B760 CPY 7,T,I OBEC 1DDE JP *JTEST ********** * DBUS * ********* * DBUS * ********** * DBUS LT OBED 1114 DBUS LT OBED 0BED DRED EQU OBEE 064C JE * TESTEIF CONTROLLER OBEF 5708 TN OBF0 1DE4 JP
08EB B760 CPY 7,T,I P7<==CCNT+1
OBEC 1DDE JP JTEST ************************************
OBEC 1DDE JP JTEST ************************************
 DBUS # DBUS # BED 1114 DBUS LT X'14' INPUT MAJOR STATUS DBED DRED EQU DBUS DBEE 064C JE DIX TESTEIF CONTROLLER IS READY OBEF 5708 TN 7,X'08' OBF0 1DE4 JP JBG NOT READY
0BED 1114DBUS LT X'14'INPUT MAJOR STATUS OBED DRED EQU DBUS DEE 064C0BEE 064CJE DIX TESTEIF CONTROLLER IS READY0BEF 5708TN 7,X'08' JP JBG NOT READY
OBED1114DBUSLTX'14'INPUTMAJORSTATUSOBEDDREDEQUDBUSDBUSDBUSDBUSOBEE064CJEDIXTESTEIFCONTROLLERISREADYOBEF5708TN7,X'08'DBGNOTREADYOBEF1DE4JPJBGNOTREADY
OBEDDREDEQUDBUSOBEE064CJEDIX*TESTEIFCONTROLLERISOBEF5708TN7, X 1081OBFO1DE4JPJBGNOT
OBEE064CJE PDIX*TESTEIF CONTROLLER IS READYOBEF5708OBFO1DE4JPJBGNOTREADY
* TESTEIF CONTROLLER IS READYOBEF 5708TNOBF0 1DE4JPJPJBGNOT READY
OBEF 5708 TN 7,X1081 OBFO 1DE4 JP JBG NOT READY
OBFO 1DE4 JP JBG NOT READY

* TBUS *

OBF2 1377 TBUS LN TSTAT
OBF3 123F LM HICORE
OBF4 A000 RMF O READ IN INTERNAL TTY STATUS
OBF5 2701 LF 7,XIO11 LOAD MASK
OBF6 E720 AND 7,T STRIP OFF READY BIT
OBF7 OBDE JE JTEST TEST IF READY OR NOT

-

		* IOC DECODE	ROUTINE	*******
		* BOXES *		

OBF8	06FD	JE	INT	
OBF9	1125	IOC LT	X1251	INPUT MAJOR STATUS
OBFA	0640	JE	DIX	
	-	***	-	
		* BOX£K *		

OBFB	5701	TN	7,X1011	PRINTEREREADY
OBFC	-	JP	100-1	
OBFD		ŤN	7, X1041	PRINTER READY
OBFE		JP	100-1	
	- · ·	*******		
		* BOXEM *		

OBFF	1105	LT	X1051	OUTPUT DATA BYTE
0000		LF	7, X18C1	FORM FEED
0001		JE	DOX	
~~~*	+ + <i>=</i> ¥	******	1 V V V	
	•	* BOXEN *		
			•	
0002	07F1		FFTCH	·
VUUZ	V/5.1	JE	FETCH	

•

:

•

	* IN	DECODE	ROUTINE **	*******
	****	****		
	* BO)	(EV *		
	****	****		
0003 5010	IN	TN	12, X1101	
0004 0040		JE	DIN	
0005-4001		TZ-	12, 1011	TTY???~
0006 0020		JE	TIN	
0007 0009		JE	RIN	

. -

1

	* RIN INITIA * ONE CARD I ********	TES A READ	UTINE ************************************
	* BOXEA *		
	******		
0008+000=	JEs	INT-	
0009 1124	RIN LT	X1241	INPUT STATUS BYTE
0C0A 271D	LF	7,X1101	
0C0B 064E	JE	DIX	
0C0C 123F	LM	HICORE	
0C0D 4708	TZ	7,X1081	IS THE HOPPER EMPTY
0C0E 0C18	JE	HOPPER	HOPPER IS EMPTY
	*****		
	* BOXEB *		
	****		•
0COF 9750	DEC	7,0	SUBTRACT
0010 5004	TN	0,X1041	ZERO RESULTE???
0C11 0C08	JE	RIN=1	
	****		
	* BOXEC *		
	****		
0012 1144	LT	X1441	ENABLE CONSCURRENT I/OS INT,
0013 0654	JE	ÇOX	
	*******		
	* BOXEE *		
	****		
0C14 278F	LF	<b>7,</b> CLSB	
0C15 2850	LF	8,80	
0C16 1387	LN	CCNT	
0C17 0C47	JE	CTP	
0C18 28C0	HOPPER LF	8,HSAVE	
0C19 2AC8	LF	10,HADD	
OCIA OTDA	JE	ERROR	

.

.

		* OUT	DECODE	ROUTINE	******
		*****	****		
		BOXE	EX£*		
		*****	****		
0C18	5010	QUT	TN	12, X1101	
0010	0Ç4E	-	JE	DOUT	
0010	4601		TZm	127X+011	- 174???
0C1E	9C2F		JE	TOUT	
OC1F	0C21		JE	POUT	

۰

. .

.

•

* BOXEL * ******* 0720~06FD  0621 1125 POUT LT X'25' INPUT STATUS BYTE 0622 277F 0623 064E JE DIX ******* * BOXEM * ******* * BOXEN * ****** * BOXEN * ******* * BOXEN * *********** * BOXEN * ***********************************	1	∙, ·	* THI: * PF *****	S ROUT RINTER	UTPUTEROUT: INE INITIA	INE ************************************	r <b>†</b> 1
0720**066D**       JE*       INT         0C21 1125       POUT       LT       X'25'       INPUT STATUS BYTE         0C22 277F       LF       7,X'7F'       INPUT STATUS BYTE         0C23 064E       JE       DIX       ********         * BOXEM *       *********       * BOXEM *         ********       * BOXEM *       *********         0C24 37FB       AF       7,X'FB!       SUBTRACTES         0C25 47FF       TZ£       7,X'FF!       TEST READY         0C26 0C20       JE       POUT#1       NOT READY SO WAIT         *********       * BOXEN *       *       ************************************							
0C21 1125       POUT LT X'25'       INPUT STATUS BYTE         0C22 277F       LF 7,X'7F'       INPUT STATUS BYTE         0C23 064E       JE DIX       *********         * BOXEM *       *********       *         * 0C24 37FB       AF 7,X'FF'       SUBTRACTES         0C25 47FF       TZE 7,X'FF'       TEST READY         0C26 0C20       JE POUT*1       NOT READY SO WAIT         ********       * BOXEN *       ********         * BOXEN *       ********       *         0C27 11C5       LT X'C5'       ENABLE CON=CURRENT I/O         0C28 0654       JE COX       ********		N#30-04657	****		T 84 T		
0C22 277F       LF       7,X17F1         0C23 064E       JE       DIX         *********       * BOXEM *         **********       * BOXEM *         **********       * BOXEM *         **********       * AF         0C24 37FB       AF         0C25 47FF       TZE         0C26 0C20       JE         *********         * BOXEN *         ************************************			POUT			TNDHT STATUS BUTE	
OC23     064E     JE     DIX       *********     *BOXEM *       *********     *BOXEM *       *********     *AF     7,X!FB!     SUBTRACTES       OC24     37FB     AF     7,X!FB!     SUBTRACTES       OC25     47FF     TZ£     7,X!FF!     TEST       OC26     0C20     JE     POUT#1     NOT       *********     *BOXEN *     ************************************			FUVI			THEAT STRIDS DELL	
********       ********         0C24 37FB       AF         0C25 47FF       TZ£         0C26 0C20       JE         ********         * BOX£N         ********         * BOX£N         ********         * BOX£N         *********         * BOX£N         **********         * BOX£N         *********         * BOX£P         *********							
0C24 37FB       AF       7,X'FB!       SUBTRACTES         0C25 47FF       TZ£       7,X'FF!       TEST READY         0C26 0C20       JE       POUT#1       NOT READY SO WAIT         *********       * BOX£N *       ********       *         0C27 11C5       LT       X'C5!       ENABLE CON=CURRENT I/O         0C28 0654       JE       COX         ********       * BOX£P *       ********		V463 V046	*****	****	¥ + A		
0C24 37FB       AF       7,X!FB!       SUBTRACTES         0C25 47FF       TZ£       7,X!FF!       TEST READY         0C26 0C20       JE       POUT#1       NOT READY SO WAIT         *********       * BOX£N *       ********       *         0C27 11C5       LT       X'C5!       ENABLE CON=CURRENT I/O         0C28 0654       JE       COX         ********       * BOX£P *       ********			★ BÓX4	FM w			
0C24 37FB       AF       7,X!FB!       SUBTRACTES         0C25 47FF       TZ£       7,X!FF!       TEST READY         0C26 0C20       JE       POUT#1       NOT READY SO WAIT         **********       * BOX£N *       ********         0C27 11C5       LT       X'C5!       ENABLE CON#CURRENT I/O         0C28 0654       JE       COX         ********       * BOX£P *       *******			• •				
0C25 47FF     TZ£     7,X'FF'     TEST READY       0C26 0C20     JE     POUT#1     NOT READY SO WAIT       #########     # BOX£N #     ********       0C27 11C5     LT     X'C5'     ENABLE CON=CURRENT I/O       0C28 0654     JE     COX       *#######     * BOX£P #       *########		0C24 37FB			7.X1F81	SUBTRACTES	
0C26 0C20 JE POUT#1 NOT READY SO WAIT ************************************							
****** ******* 0C27 11C5 0C28 0654 ******* * BOXEN * ******* * BOXEN * ******* * BOXEN * ******** * BOXEN * *********					-		
0C27 11C5 0C28 0654 ****** * BOXEP * ******			****	****			
0C27 11C5 0C28 0654 ****** * BOXEP * ******			* BOX	EN *			
0C28 0654 JE COX ****** * BOX£P * *******							
0C28 0654 JE COX ****** * BOX£P * *******		0C27 11C5		LT	X1C51	ENABLE CON=CURRENT I/O	
* BOXEP * ****		0C28 0654			COX	••••••	
****			****	* *			
			* BOX1	EP *			
0C29 2878 LF 8,120			****	****			
		0C29 2878		LP	8,120		
OC2A 279F LF 7,PLSB							
OC2B 1397 LN PCNT							
OC2C OC47 JE CTP		0C2C 0C47		JE	CTP		

. . ×

•

•

-

.

	* TTY	INPUT	/ OUTPUT H	ANDLERS
0C2D 2842	TIN	LP	8, X1421	SET STATUS TO BUSY ON INPUT
0C2E 1430		ĴP	TTY	
0C2F 2844	TOUT	L.P.	8, X1441	SET STATUS TO BUSY ON OUTPUT
0C30 2777	TTY	ĹF	TISTAT	
0C31 123F		ĽΜ	HICORE	
0632=A105-		RMF	77 (N)	INPUT INTERNAL STATUS
0C33 9743		DEC	7, (N)	DELAY
0C34 BB20		CPY	11.T	COPY STATUS INTO P11
0C35 4B01		TZE		TEST BUSY BIT, 1<=READY
0036 1442		JP	TOK	NOT BUSY
	*	•		SK IS BUSY MUST WAIT FOR
	*			I/O TO FINISH
	*			IS USED BY BOTH TTY & DISK
0C37 C801	WAIT	MOV	8,(T)	
0C38 1080		SSF		
0C39 BB20		CPY	11.T	SAVE NEW STATUS VALUE IN S11
0C3A 06FD		JE	INT	GO SERVICE INTERRUPTS
0C3B 1080		SSF		
0C3C CB01		MOV	11,(T)	
0C3D 1040		SPF		
0C3E 8820		CPY	8,7	<i>.</i>
0C3F 5840		TN	8, X1401	TTY OR DISK ???
0C40 1452		JP	DISK	DISK INSTRUCTION
0C41 1430		JP	TTY	TTY INSTRUCTION
0C42 C801	TOK	MOV	8,(T)	WRITE OUT NEW STATUS
0C43 A7D3		WMF	7, I, (N)	
0C44 9743		DEC	7.(N)	LOAD COUNTEREADDRESS=DELAY
0645 2846		L₽	8,70	SET UP COUNTER VALUE
0C46 277P		L₽	7, TLSB	LOAD C=I/O ADDRESS(LSB)
0C47 C901	CTP	MOV	9,(T)	
0C48 BC20		CPY	12.1	
0C49 CA01		MOV	10,(T)	
OC4A BD20		ÇPY	13,T	
QC4B 0656		JE	W.OUT	
		- :	• • • •	

.

:

.

•

-

.

.

	•	DISK	TNPIIT	<b>2</b> (	0UT	PIIT	Pn		NE							
		THIS														
•		MODE			4 ' * #	1.1.49.53	1			.,	A 14	1.1.	<b>\\</b>	** • •	11111	``
		*****														1
		BOXEL														1
	<b>#</b> 1	*****														1
0046. 28		IN-				100										
0C4D 14		-	JP	DÌ	ĸ											
0C4E 28	02 D(	DUT I	LF	8,)		)21										
		*****														
		BOXEK														
		****		•••	· · •				- F							.
0C4F 11							M	ASK	01	FD	RIVE	E NU	MBER		1 01	R 1
0C50 EC. 0C51 3C				12			e	#3 🐙		211E		rek	n v v	•		1
ACDT 44		; * * * * * *	AF ++	1-1	<b>1</b> X 1	- U 44 - T	3	<b>C</b> (	Ur	GUE	UE a	SEEN	BYT	Ľ,		
		BOXEA		TNP	u <b>t</b>	MAJ	0 R	472	THS							
				1. 1 V I. 4	Ψı	li te A	Vit	914	10-				•			
0052 11				XI	141	1										
0053 06		r-	JE	D												
	•	*****		•	-											
	*	BOXEB	*					STA	TUS	TO	SEE	E IF	CON	TRO	LLE	R
	*			IS	RE	EADY										
		*****		-												
0054 57			TN	7,)		181				<b>-</b> · ·	- <b>-</b> .					
0¢55 14			JP	WAJ	IT		N	OT	REA	DY	50 V	TIAN				
		******		OUE	1.1 <b>2</b> 7	661		~ ~								
		BOXEC		QUEL	UE	SEL	2 L I	ED	DKT	VE						
0C56 CC		*****	MOV	12	17	• •		•								
0C57 B7			CPY	141		1										
0058 11				X+1		4										
0059 06			JE	<b>D</b>	-											
<b></b>		*****	**		<b>V</b> A											
	*	BOXED	*	FI	LE	AÇT	ION	BY	TE							
	<b>*</b> 1	*****					•									
0C5A C8		1	MOV	8,1	(T)	1										
0C58 87	20	ţ	ÇPY	7,1	T											
0050 11			LT	X ! 3		1										
0C5D 06			JE	•D0	0X								•			
	#1	*****						~ ~ ~								
	<b>R</b>	BOXEE		FILE	ED	DISK	AØ	DRE	55	BYT	ES					
0C5E 11		******		~ • • •	6 A I											
0C5F 06			LT JE	X19 COX												
0060 10			SSF	ιu,	X											
0061 05			MOV	5,(	(1)	· ·										
0062 06			JE	DO		!										

· • .

• •

-

	•		
PAGE 260			
0C63 1174	ĻŢ	X1741	
0664 0654	JE	COX	
0C65 C601 0C66 0652	MOV Je	6;(T) Dox	
	vc *******		
	* BOXEF *	FILE BEGINN	ING CORE ADDRESS
	******		
0C67 C401	MQV	4,(T)	
0C68 1040	SPF		
0C69 BD20	CPY	13,T	
0C6A 1080	SSF	7 / • \	
0C6B C301 0C6C 1040	MOV Spf	3,(T)	
0C6D BC20	CPY	12,T	-
0C6E C901	MOV	9,(T)	
0C6F 8720	ÇPY	7.T	•
0070 1194	ĹŢ	X1941	
0C71 0650	JE	DOX	
0C72 CA01	MOV	10,(T)	
0C73 B720	CPY	7 • T	
0C74 11B4 0C75 0650	LT JE	x1841 •DOX	
	*******	* UNV	
	* BOXEG *	FILE ENDING	CORE ADDRESS
	*******		
0C76 FD00	SFL	13	MULTIPLY NUMBER OF MIXAL
	*		WORDS TO TRANSFER BY 8
0C77 FC80	SFL	1216	THIS GIVES THE NUMBER OF
0C78 FD00	* SFL	13	MICRODATA BYTES
0C79 FC80	SFL	12,6	
OC7A FDOQ	SFL	13	
0C7B FC80	SFL	12,L	
0C7C CD01 .	MOV	13, (T)	
0C7D 8A20	ADD		COMPUTE ENDING CORE ADDRESS
OC7E CC01	MOV	12,(1)	••··•
0C7F 89A0 0C80 9A40	ADD		COMPUTE ENDING ADDRESS (MSB)
0C81 9981	DEC Sbt	10 9,L,(T)	
0C82 B720	<b>C</b> PY	7.T	
0C83 1104	LT	XID41	
0084 0650	JE	DOX	
0C85 CA01	MOV	10,(T)	
0C86 8720	CPY	7 . T	
0C87 11F4	LT	XIF41	
0C88 0650	JE ******	,DOX	
	* BOXEH *	START QUEUED	SEEKS
	······································	ATURE AAPAPA	

PÁGE 261

-

		******		
0689	1114	LT	X1141	
0C8A	2790	ĹF	7, X1901	
0088	0650	JE	DOX	
0080	07E1	JE	FETCH	RETURN

.

•

.

.

.

:

.

ų

.

		NF ++++++	******
	-		THE ARITHMETIC JUMP INST.
	* OPCODES 39		THE MUTHICETO CON THOLE
	*******		
	* BOXEB *		
	*****		
0080-6008-	JUMP CP-	137X1081	DECODE
OCBE 14BA	JP	JP	OPCODE 39
	*******	• ·	
	* BOXEC *		
	*****		
0C8F 6DD7	CP	13,X1071	DECODE
0C90 1494	JP	ĴG	OPCODE 40 = A COMMAND
	*****		
	* BOX£D *		
	*******		
0C91 6DD1	CP	13,X1011	DECODE
0C92 14A4	JP	JF	OPCODES 41 • 46
	******		
	* BOXEE *		
	*****		
0C93 1080	SSF		OPCODE 47
	*****		
	* BOXEG *	TEST FO	R ZERO CONDITION
	*****		
0C94 C611		6,C,(T)	
0095 0591	MOV	5,C,L;(T)	
0096 0491	MOV	4, C, L, (T)	
0097 0391	MOV	3, C, L, (T)	
0C98 C291	MOV	2, C, L, (T)	
0099 0101	MOV	1,(T)	MOVE SIGN TO T
	*****		
	* BOXEH *		TION IS COMMON TO OPCODES 40-4
	*****		ITION FLAGS HAVE BEEN SET
	******		A TEST FOR ZERO
	****		GISTER CONTAINS THE SIGN
	*******	ųr	THE REGISTER BEING TESTED
0C9A 1040	********		
0C98 B720	JH SPF	7 <b>.</b> T	PUT SIGN OF REG. IN P7
0C9C 119E	ÇPY	JAX	PUI SIGN OF REG ₆ in P <i>i</i>
0046 1196	LT	JAX	
	********		
	* BOX£I *		
0C9D 8C2D	******** ADD*	12.4 141	MULTIPLE WAY BRANCH ON F FIEL
0C9E 14AA	JAXE JP	12,7,(K)	JUMP NEGATIVE
0C9F 14B4	JAXE JP JP	JJ J0	JUMP ZERO
0CA0 14AF	JP JP	JK	JUMP POSITIVE
AAVA 444L	VE	<b>A</b> u	AAutu LOOTITE

. .

• •

.

.

.

0CA1 14B2 0CA2 14AC	JP JP		JUMP NON⇒NEGATIVE Jump non⇒zero
OCA3 1487	JP		JUMP NON-POSITIVE
• • • • • • • • •	*******		
	* BOXEF *		
	*******		
0CA4-0 <del>664-</del> 0CA5 1080	JF JE- SSF	PAGE	GO" PAGE IN INDEXEREGISTER
0CA6 CA11 0CA7 C991	MÓV MOV	10,C,(T) 9,C,L,(Ť)	TEST FOREZERO CONDITION
OCA8 C801	MOV		MOVE SIGN TO T
0CA9 149A	JP	JH	
	*******		
	* BOXEJ *	JUMP NEGAT	IVE
	******		
0CAA 5780	JJ TN	7,X1801	•
OCAB 07E1	JE	FETCH	POSITIVE 🖷 RETURN
	*****		
	# BOXEL *	JUMP NON	=ZERQ
	****	,	
0CAC 5004	JL TN	0,X1041	
OCAD 14D4	JP		NON#ZERO RESULT # JUMP
OCAE 07E1	JE	FETCH	ZERO RESULTER RETURN
	****		
	* BOXEK *	JUMP POS	ITIVE
	******	Ţ	
OCAF 5780	JK TN	7,X1801	
OCBO 14AC	JP	JL	
OCB1 07E1	JE	FETCH	NEGATIVE # RETURN
	*******		
	* BOX£M *	JUMP NO	NHNEGATIVE
	*******		
OCB2 5780	JM TN	7,X+80+	
OCB3 14D4	: <b>1</b> P	JR I	POSITIVE 🖶 JUMP
·	******		
	* BOXEO *	JUMP ZERI	0
	*****		
OCB4 5004	JO TN	0, X1041	
0CB5 07E1	JE		NON=ZERO - RETURN
QCB6 14D4	JP	JR :	ZERO 🗢 JUMP
	******		
	★ BQXEN ★	JUMP NON-I	POSITIVE
	*******	<b>m.</b>	
QCB7 5780	JN TN	7, X 1801	
OCB8 1484	JP	JO	
OCB9 14D4	JP	JR I	NEGATIVE = JUMP
	******		
	* BOXEP *		

.

-

		*****	***		
0CBA	FC00	JP	SFL	12	MULTIPLY P12 BY 2
OCBB		•	LT	JMP	
		******		<b>U</b> • • •	
		* BOXE		MINTEF	WAY BRANCH ON F FIELD
		* *****		ին աներ է աներ երեր	RAI BRANCII UN I CIEGO
ለማውም	9.0171111	******		13 7 141	
	86502		ADD-	12,7,(%)	
	1404	JMP	JP	JR	JUMP
	1000		NOP		
	14DC		JP	JS	JSJ
	1000		NOP		
	1080		SSF		JOV
	14E2		JP	JU	
0003	1080		SSF		JNOV
0004	1462		JP	JU	
		*****	***		
		* BOXEN	/ *		
		*****			
0005	1140		LT	X1401	JL
0006			JP	JBB	
•••		*****			
		* BOXE			
		*****			
0007	1120		LT	1051X	JE
0000				JBB	4 C
VLLO	1400		JP	100	
		*****			•
		* BOXE			
		****			
0009			LT	X1101	JG
A J J O	1400		JP	JBB	
		*****	* * *		
		* BOXE	Y 🛪		
		****	***		
OCCB	1130		LT	X1301	JGE
0000	1400		JP	JBB	
		*****	***		
		* BOXE	Z 🛪		
		*****			
0CCD	1150		LT	X1501	JNE
OCCE			JP	ĴBB	4,74
	****	*****	-		
		+ BOXE			
		*****			
0CCF		*****	LT	X1601	JLE
VUUP	****	*****		A10V1	4 <b>6</b> F
		+ BOXE			
		*****			
0CD0	1000	JBB	SSF		

:

.

.

•

•

PAGE	265			
OCD1 E	738	AND+	7,T,C	
		*******		
		* BOX£CC*		
		*****		
0CD2 4	004	TZ	0,X1041	TEST FOR ZERO RESULT
0003 0	751	JE	FETCH	RETURN
		****		
		* BOXER *	JUMP R	OUTINE
		*******		
0CD4 1		JR SPF		SAVE NEXTEMEMORY ADDRESS
0CD5 C		MOV	14,(T)	
0CD6 1		SSF		
OCD7 B		CPY	14,T	
0CD8 1		SPF		
0CD9 C		MOV	15,(7)	
OCDA 1		SSF		
OCDB B	F <b>C</b> Q	CPY	15,T	
		*****		
		* BOXES *	JUMP SAV	VE J ROUTINE
	A // A	*****		
OCDC 1		JS SPF		
OCDD C		MOV	9;(T)	
OCDE B		CPY	14,1	
OCDF C OCEO BI		MOV	10,(T)	
	FGŲ	CPY	15,T	
		*******		
		* BOXET *		
OCE1 0	761	JE	FETCH	
	f he 4	*****	ዮ ፍ ነ ፍ ነን	
		* BOXEU *		
		*****		
1 S300	180	JU LT	X1801	
OCE3 E		AND*	7, 7, 0	
		*******		
		* BOXEDD*		
		*****		
OCE4 4	004	TZE	0, X1041	
0CE5 1	4EC	JP	JFF	OVERFLOW IS OFF
		******	-	
		* BOXEEE*	OVERFLOW	V FLAG IS SET
		*****	_	·
0ÇE6 1	-	LT	X+7F+	
0CE7 E		AND	7.1	RESET OVERFLOW FLAG
0CE8 1	040	SPF		····· -
		*******		
		* BOX£GG*		
		****		

.

•

PAGE 266				
OCE9 5Ç02		TN	12, 1021	
0CEA 14D4		JP	JR	JOV 🖷 JUMP
OCEB 07E1		JE	FETCH	JNOV - RETURN
	*****	1 <b>* *</b>		
	# BOXER	FF *		
	*****	***		
OCEC 1040	JFP-	SPP		
0CED 5C02		TN	12,X1021	
OCEE 07E1		JE	FETCH	JOV - RETURN
OCEF 14D4		JP	JR	JNOV . RETURN

-

.

•

,

•

. .

ı

		* ENTER		INE		*	***	**	* * 1	***	**	**	* *	**	***	**	***	**	***	
		* THIS																		•••
		*	INCREM																	
		* OF	CODES		•				•				-							.,
		*****	•																	
		* BOXEA																		
		*****																		
OCFO	5001	ENTER	TN	12	• X I	01	ŧ	TE	ST	FO	R	ĒΝ	IN	OR	DE	C				
OCF1			JP												MMA					
	-	*****	-						•			-								
			3 *																	
		*****	***																	
OCF2	1180		LT	XI	801	j –		DE	Ç A	OR	E	NN	A	C 0	MMA	ND				
OCF3	0820		XOR	8,	T			FL	IP	SI	GN	0	F	Μ						
		*****	***																	
		* BOX£0	*												•					
		*****																		
OCF4		EÇ			-												CON	1M A	ND	
OCFS	1517		JP	ĘΡ				ĮΝ	Ç (	)R	DE	C	CO	MM	AND					
• •		*****			_						_	<b>.</b> .	_							
		* BOX£C			EN1	TA I	0R	EN	NA	RQ	UT	IN	IĘ							
		****							<b>.</b>				• -							
	6DCF		CP										ÇQ	MM	AND					
OCF7			JP					A												
OCF8			ÇP	-	-	109														
OCF9	150A		JP	EO	)			IN	DE)	(£C	OM	MA	ND							
		*****										•								
		* BOX£E																		
		*****		~								-								
OCFA	C801	EE		8,	CT 2	)		XĘ	ÇQM	1M A	NQ	0	IR	A	COM	MA	ND			
		*****																		
		* BOXE																		
		*****	-																	
OCFB	4001		TZE	ذلا	A X	01	Ŧ													
		*****																		
		* BOXE																		
	1080	*****						<b>.</b>			NO			1			* *	· .	<b>•</b> • •	r e
0CFC	1000		SSF					X	CUP	1 1 1	NU		6 1		ECT	3	בנו	F	161	- 5
		******																		
		# BOXE																		
OCFD	B120		CPY	4.	•															
OCFE	-		JE	1 . Z4				ZE	٥n	<b>5</b> 1	I F	c	Ľ	_ 2						
OCFF	•		SPF	64	,			65	πŲ	r 4			-	4 C						
0000			MOV	٥.	(1)	•														
0000	47V1	*****		*1		,														
		* BOX£																		
		******	-																	

-		
	•	
`		
PAGE 268		
- · · · ·		
0D01 4D01	TZ£	13, X1011
	*****	
	★ BOX£J ★	
	****	
0D02 1080	SSF	X COMMAND
	*BOXEK- *	
0007 8530	*******	<b>E</b> •
0D03 B520 0D04 1040	CPY SPF	5,1
0D05 CA01	MOV	10,(T)
0003 CHOT		
	* BOXEL *	
	*****	
0006 4001	TZ	13, X1011
• • • • • •	****	
	* BOX£M *	
	******	
0007 1080	SSF	X COMMAND
	*******	
	* BOXEN *	
	******	
0D08 B620 0D09 1556	CPY	6,T
0007 1330	JP	EQQ
	* BOX£O *	INDEXECOMMAND
	*******	+ HARFAALLINGA
0D0A 06C4	EO JE	PAGE GO PAGE IN INDEXEREGISTER
0D0B C801	MOV	8,(T)
0D0C 1080	\$SF	
ODOD B820	CPY	8,T
0D0E 1040	SPF	
0D0F C901	MOV	9,(1)
0D10 1080	SSF	
0D11 B920	CPY	9,T
0D12 1040	SPF	· .
0D13 CA01	MOV	10, (T)
0D14 1080	SSF	4.0.0
0D15 BA20	CPY	10,T
0016 1556	JP	EQQ
	******** * B0X£P *	INCA OR DECA ROUTINE
	* DUXIP *	THAN ON DECH KUNITUE
0D17 6DCF	EP CP	13, XICFI
0D18 151C	JP	ET A COMMAND
**** ****	******	
	* BOXEQ *	
	******	

•

-

PAG	E 269			
	6DC9 1558	CP JP *******	13,X1C91 Er	INDEXECOMMAND
		* BOXES *		
ÓD18	1080	******* 85F		XECOMMAND
	••••	*******		
		* BOXET *		
		*****		
0D1C	Ç101	ET MOV	1,(T)	MOVE SIGN TO T
		*******		
		* BOX£U * *******		
0D1D	1040	EU SPF		
	D830	XOR	8,T,C	TEST SIGNS, SET C=FLAGS
0D1F		MOV	10,(7)	
		*****	••••	
		# BOXEXE*		
		******		
0020	1000	· LU	X 1 0 0 1	ASSUME SIGNS SAME=SET UP ADD
		******** * BQX£V *		
		******		
0021	5004	TN	0,X1041	TEST SIGNS
		*******	••••	
		* BOXEW *		
		*****		
0022	1610	LU	X1101	SIGNS NOT SAME SET UP SUBTRAC
		*******		
		* BOX£Y * *******		
0023	6DCF	ÇP	13, XICFI	
0024	• -	JP	EEE	A COMMAND
		******		
		<b>±</b> BOX€AA <b>≠</b>		
	(	******		
0D25		CP	13, X+C9+	
0D26 0D27		JP SSF	EBB	INDEXECOMMAND Xecommand
0021	1000	55F *******		XLUMMAND
		* BOXEEE*		
		*****		
0D28		EEE ADD	6,T,(S)	ADD OR SUBTRACTEDEPENDING ON I
0D29		SPF		
0D2A	C901	MOV	9,(T)	
		********		
		★ BOXEFF★ ★★★★★★★★★		
		* * * * * * * * * *		

.

•

•

-

PAGE 270			
0D2B 4D01	۲Z	13,X1011	
· · · ·	******	• • • • •	
	* BOX£GG*		
	****		
0D2C 1080	SSF		X COMMAND
	****		
	* BOX£HH*		
	***		
0D2D 85A7	ADD		ADD OR SUBTRACT DEPENDING ON
0D2E 8487	ADD	4, L, (S)	
0D2F 8387 0D30 8297	ADD	3, L, (5)	
	ADD	2, L, C, (S)	
	******** * Boxenn*		
	# DUXINN#		
	EII SFL	12,1	SHIFT LINK BIT INTO S13
0032 5880	TN		TEST SIGNS
0033 1551	JP	ELL	SIGNS SAME
	******		OIONO ORNE
	* BOX£JJ*	SIGNS DIF	FERENT
	*******		
0D34 4C01	TZ	12, X1011	LINK = 1
QD35 1556	JP	EQQ	RETURN
	******		
	* BOX£KK*	LINK = 0,	FORM 21S COMP, FLIP SIGN
	******		
0036 1040	SPF		
0D37 5D0F	TN	13, XIOF!	
0D38 153C	JP	E00	A COMMAND
0D39 5D08	TN	13, ×1081	
0D3A 1549	JP	EPP	INDEXECOMMAND
	******** * BOX£00*	XEOR A CO	
	*******	ALUK A CI	JANANY
0D3B 1080	SSF		
	EQO XOR	6, T, F	
0D3D D560	XOR	5, T, F	
0D3E D460	XOR	4. T.F	
0D3F D360	XOR	3.T.F	· ·
0D40 D260	XOR	2, T, F	
0D41 8640	INC	6	
0042 8580	ADD	516	
0043 8480	ADD	4,6	
0044 8380	ADD	3,6	
0045 8280	ADD	2,6	
0D46 1180	LT	X1801	
0D47 D120	XOR	1,T	FLIP SIGN
0048 1556	JP	EQQ	

:

-

•

0D48	1556	*****	***		
	•	* BOXER	P#	INDEXECOM	MAND
		*****	***	• • • • • • • •	
0049	1080	EPP	SSF		
0D4A			XOR	9, T, F	
0D4B	-		XOR	10, T.F	
-	8A40-		INC	10-	
0D4D			ADD	9.1	
0D4E	-		LT	X1801	
0D4F			XOR	8,T	FLIP SIGN
0D50			JP	EQQ	
		*****	•		
		* BOXEL		TEST FOR	OVERELOW
		*****			
0D51	5001	ELL	TN	12, X1011	LINK = 1 ==> OVERFLOW
0052		- 4 4	JP	EQQ	NO OVERFLOW
0053		OVERFL			OVERFLOW HAS OCCURED
0054			LT	X1801	T <== OVERFLOW BIT
0055			LOR	7 . T	SET OVERFLOW
	**	*****	÷	· • ·	
		* BOXE			
		******			
0056	1600	EQQ	LU	X1001	
0057			JE	FETCH	
4051	V / U 4	*****	+ +		
		* BOXE		INDEXECOM	MAND
		******		********	
0058	0664	ER	JE	PAGE	GO PAGE IN INDEXEREGISTER
0D59			SSF	PHOL	AA LMAR #4 #4ARVENEA#Airu
QD5A			MOV	8,(T)	MOVE SIGN TO T
0058			JP	EU	HOVE STON TO T
0030	* 7 * 4	*****		20	
		+ BOXE		TNDEVECO	MMAND - INC OT DEC
		* 00720		INVEATOU	HANAD A THE OF DEC
0050	1080	EBB	SSF		
0050		<u>, 00</u>	ADD	10 7 /01	ADD OR SUBTRACTEDEPENDING ON
	1040		SPF	10111(31	ADD UR SUDIRACIEDEPENUING UN
005E			MOV	9,(T)	
0050	+		SSF	78313	
0061			ADD	9.7.6.1.4	S) ADD OR SUB DEPENDING ON U
0062			SPF	*******	SY MUU UN SUB VEFENVING UN U
0062			JP	EII	
4003	1001		¥ F		

.

.

		* THIS RC * OPCODES * COMP	DUTIN 556 PARE SUBTR IF N	E HANDLES 53 IS DONE BY ACTING M F EGATIVE RE	THE COMPARE INSTRUCTIONS THE COMPARE INSTRUCTIONS ROM R SLUT ==> [M[ > [R[ T ==> [M[ = [R[
		*			
		******	ł		
		* BOXEA *		CLEAR LE	IG FLAGS
0D64	1080	********* COMP \$5	-		
0065		L1		X18F1	
0D66		A N		7,T	
0067		ZC		13	S13 ZERO TEST FILE
0D68 0D69		SP			
0009		JE *******	r	L.R	SEPERATE (LIR)
	•	* BOXEB #			
		*******			
0D6A		CF	)	13, XIC7!	
QD68	1577	JF	)	CD	A COMMAND
		******			
		# BOXEC #			
0D6C	6001	*******************	-	13,X1C11	
0D6D		JF		CE	INDEXECOMMAND
		********		••	FIGENT COUNTRY
		* BOXEF *	v X	ECOMMAND	
		******			
0D6E		SS			
0D6F		MC		1,(7)	
0D70	1215	JF		CG	
		********** * BOX£E *			
		********			
0D71	0604	CE JE		PAGE	GO PAGE IN INDEXEREGISTER
0072	1080	SS			
0D73		MC		8,(T)	
0074	BDQQ	20		13	
		*****			
		* BOX£G'*			
0075	1040	CG SP			
0D76		JP		СН	
,-	• - <b>,</b> -	*******		÷.,	
		* BOXED *	1		
		*****	I		

• •

•

.

.

**z** •

.

0D77	C101	CD	MOV	1,(T)	
		*****		•••••	
		* BOXEH			
	" • • • <b>•</b>	******			010H DE0UTDED30
0D78		CH	12	12, X1071	SIGN REQUIRED??
0079	1293		JP	CI	NO SIGN NEEDED
		*****			
		* BOX£J	] +		SIGN IS REQUIRED
		*****	***		
0D7A	5807		TN	11,X1071	IS THIS THE (0,0) CASE??
0D7B			JP	ÇKK	THIS IS THE (0,0) CASE, SET =
		*****	-	<b>V</b>	
		+ BOXEN			
	1.000	*****			
0D7C			SSF	· • -	
0D7D			ÇPY	12,7	SAVE SIGN OF REGISTER
OD7E	1040		SPF		
		*****	***		
		* BOXEL	*		
		*****			
0D7F	CA03		MOV	10,(N)	
	C902		MOV	9,(M)	
					DISCHDISAL DEAD STON BYTE
0081	ALLU		RMF	12,I	P12<=P12+1, READ SIGN BYTE
		******			
		* BOXE			
		*****			
0D82	1080		SSF		
0D83	BB20		CPY	11,T	SAVE SIGN OF M
0084	1588		JR	CS	
	•	*****	-		
		* BOXE	1 🔹		
		*****			
0085	1080	CI	SSP		
		C1		LI VIANI	
	2800		LP	11,×1001	
0087	200		LF	12, X1001	
		*****			
		* BOXES	S \star		
		*****	***		
0088	1040	ÇS	SPF		
	CB01	<b>*</b> -	MOV	11,(T)	
	8A23		ADD	10,T,(N)	
	8982		ADD	9,L,(M)	
	CC01		MOV	12,(T)	
	9829		SBT*	11,T,(T)	
008E	B760	•	ÇPY	7,T,I .	
		*****			
		* BOXEL	U *		
		*****	***		

.

• •

-

0D8F 8849	INC*	11,(7)	
0D90 B826	CPY	8,T,(U)	
	*****		
	* BOX£T *	SEPERATE	INDEXING COMMANDS
	****		
0D91 6DC7	CP	13,X1C71	
0092 1595	JP=	CU1-	A COMMAND
0D93 6DC1	ÇP	13,XIC11	
0D94 15A9	JP	CBB	INDEX
	*******		
	* BOX£U1*		
	*****		
0D95 A000	CU1 RMF	0	
0096 4007	TZE	13,X1071	
0D97 1080	SSF		
0D98 903F	SBT*	0,T,C,(S)	
0099 159E	JP	CY	
	*******	· ·	
	* BOXEV *		
	*******		
009A A000	CV RMF	0	
	****	v	
	* BOXEW *		·
	*		
0D9B 4D07		13, X 1071	
VU98 4007	12	12141011	
	*******		•
	<pre># BOX£X£*</pre>		
	******		
0090 1080	SSF		
	****		
	* BOXEY *		
	******		
0D9D 90BF	SBT*	0,7,6,0,0	5)
0D9E 1080	CY SSF		
0D9F CD20	LOR	13,T	
0DA0 1040	SPF		
ODA1 37FF	A F	7,X1FF1	DECREMENTEP7
-	******		
	* BOX£Z *		
	******		
QDA2 57FF	TN	7,X1FF1	
0DA3 1503	JP	CJJ	P7 IS ZERO
	******		
	* BOXEAA* P	7 IS NON#Z	ERO
	*******	_	
0DA4 9A43	DEC	10, (N)	
0DA5 9982		9,L,(M)	
ODA6 38FF	AF.		DECREMENTEU & P8
	· · · ·	- <b>F</b> 4 4 4 4 4	

:

PAGE	275				
				<b>D</b>	
0 D A 7 0 D A 8			MOV	8,(U)	
VUAO	1344	*****	JP	C V	
		* BOXE	-		
		*****			
0DA9	3804	СВВ	AF	8, X1041	
ODAA		ÇUÇ	CP	11,X'FC'	
	1503		JP-	CG1=1	
ODAC	•		AF	11, XIFD1	SUBTRACT£3
ODAD			MOV	8,(U)	
ODAE			ZOF	12,0	
	•••	*****			
		* BOXE	C1+		
		*****	***		
ODAF			RMF	0	
ODBO			SSF		
ODB1			SBT*	0,T,C,(S)	
0DB2	1588		JP	ÇHH	
		****			
		*****			
		* BOX£			
ODB3	SACE	***** 233		11, XIFFI	
0083			TN JP	CGG	
V004	1960	*****	-	<b>Ç</b> 00	
		* BOX£			
		*****		•	
0085	4000		RMF	0	
0086			SSF	•	
		*****			<b>、</b>
		* BOX£			
		*****	***		
ODB7	90BF		\$8 <b>1</b> *	0, T, L, C, (S	5)
ODB8	0200	CHH	LOR	13,T	•
ODB9	1040		SPF		
0 D B A	•		AF	7 . X 1 F F 1	DECREMENTEP7 BY 1
ODBB			AF	11, XIFFI	DECREMENTEP11 BY 1
ODBC			DEC	10, (N)	
ODBD	9982		\$8 T	9, L, (M)	
		*****			
		* BOX£	•		
	7000	*****		a virei	
ODBE			AF	8,X1FF1	
ODBF	000	*****	MOV	8,(U)	
		***** * BOXE			
		* 5081			
ODCO	5725		TN	7, X1FF1	
	≠rr _, r		1.62	F # M 1 E E 1	

.

.

•

PAGE	276				
0DC1	1503		JP	CJJ	
0DC2			JP	ccc	
0002		* BOXE	- ·		
		******	-		
ODC3	BC10		ZOF	12,0	
0DC4		CG1	RMF	0	
	1000-		NOP	v	WAIT FORET REGISTER
0DC6			SBT*	12,7,0	HALI FORLY RECIPIER
ODC7			JP	CII	
	1200	*****		~ * *	
		* BOX£			
		******			
0DC8	A000	CGG	RMF	0	
0009		Ç00	NOP	v	
		*****	-		•
		* BOXE			
		******			
ODCA	9688		SBT*	12, T.L.C	
ODCB		CII	SSF	10111010	
ODCC		~ 4 4	LOR	13,T	
ODCD			SPF	• • • • •	
ODCE			AF	7, X1FF1	DECREMENTEP7 BY 1
ODCF			DEC	10, (N)	
ODDO			SBT	9,L,(M)	
		*****		· • • • • • • • •	
		* BOXE			
		*****			
0DD1	47FF		TZ	7, X1FF1	
0DD2			JP	CGG	•
	• • •	****		•	
		* BOXE	JJ*		
		*****			
0003	5004	CJJ	TN	0,X1041	
0DD4		- • •	JP	CLL	NON=ZERO RESULT
	• • • • •	*****	-		
		* BOXE		ZERQ RI	ESULT
		*****			
0005	1080		SSF		
0006			TN	13, XIFFI	
ODD7			JP	CKK	BOTH OPERANDS = 0; SET =
0DD8			MOV	11,(T)	
0009			XOR*	12, T, C	
		*****		• • • • •	
		+ BOXEN	VV*		
		*****		•	
ODDA	5004		TN	0,X1041	
ODDB			JP .	CMM	
		*****	-		

:

.

-

.

.

	* BOX£KK*	ZERO RESULT ==> [M[ = [R[
ADDC 1130		
0DDC 1120	CKK LT	X1501
0DDD 1080	SSF	
0DDE 15E7	JP	ÇQQ
	******	
	** GOXELL**	
	******	
ODDF FD80	CLL SFL	13,L SHIFT LINK INTO P13
0DE0 4D01	TZE	13, X1011 TEST LINK BIT
ODE1 15EA	JP	CNN POSITIVE RESULT
	*****	
	* BOX£MM* '	NEGATIVE RESULT ==> [M[ > [R]
	******	
0DE2 1140	CMM LT	X1401
0DE3 1080	SSF	
	*****	
	* BOX£00*	
·		
ANE# 205A	*******	47 43884
0DE4 2050	LF	13, X 1501
0DE5 4880	TZE	11, × 180 1
	*******	
	* BOXESS*	
	****	
0DE6 DD29	XOR*	13, T, (T) FLIP SETTING
	*******	
	* BOX£QQ*	SET LEG FLAGS AND RETURN
	*******	
0DE7 C720	COO LOR	7,7
0DE8 1600	LU	XTOOT
	******	
	# BOXERR*	
	*****	
0DE9 07E1	JE	FETCH RETURN
	*******	
	* BOXENN*	POSITIVE RESULT ==> [R[ > [M]
	*******	LOOTITAL VEDOCI ful w ful
ODEA 1110		X1101
ODEB 1080	· · · · ·	X * 4 V *
ADED TAGA	SSF	
	******	
	* BOXEPP*	
	******	
0DEC 2D50	LF	13, X1501
ODED 4CBO	TZE	12, X1801
ODEE DD29	XOR+	13, T, (T) FLIP SETTING
ODEF 15E7	JP	CQQ

. .

.

•

0DF0 0000

τ.

END O

:

.

•

#### VII. CONCLUSIONS

As with most projects of any size, several conclusions can be drawn by looking back at the effort as a whole. The conclusions drawn here deal not only with the development of the project but offer some evaluation of the Microdata 1600/30 and the MIX 1009 computers.

Regarding the Microdata 1600/30 as a tool for emulation, the following points can be made concerning the relation between the 1600/30 and the target machine:

- Unless the target machine has an 8 bit byte, emulation will not be efficient. This results from problems with byte allignment as well as difficulities implementing arithmetic operations on the Microdata's 8 bit ALU.
- 2. Unless the word size of the target machine equals 2^N Microdata bytes, N = 1,2,3,..., word boundary control will not be efficient.
- 3. Unless

N * M + 2 * P < 30,

where N = number of Microdata bytes per target machine word,

- M = number of full word registers in the target machine,
- P = number of address registers, (i.e. index registers),

emulation must necessarily involve

register paging.

:.

Regarding the MIX 1009 computer as a target machine which is to be emulated, four conclusions can be drawn.

- The five byte word implies a degree of firmware inefficiency when the host machine is a binary computer.
- 2. The requirement that a byte assume 64 to 100 states is restrictive in view of many present architectures. This restriction, if followed, forces the use of a 6 bit byte on all implementations using a binary host machine.
- 3. The character code adheres to no standard.
- Sign plus magnitude is a somewhat obsolete architecture but results in no major firmware problems.

Regarding the development of the project as a whole the following points are presented:

- Initially, Knuth's architecture was considered inviolable and many of the early firmware coding problems were due to strict adherence to Knuth's design.
- With the passing of time and with increasing experience in the cost of implementing all parts of Knuth's design, his architecture

280

was considered less and less inviolable.

3. The resulting MIX computer, with 8 bit bytes and ASCII code is not only easier to emulate but represents an instructional computer whose architecture is more compatable with commercially available machines.

#### REFERENCES

- MIX, publication number AL 1/73 03808, Addison-Wesley Series in Computer Science and Information Processing, 1970.
- (2) <u>Microdata</u>, Computer Reference Manual, Microdata 1600/30, publication number RM 20001630-1, Microdata Corporation, 1973.
- (3) <u>Microdata</u>, Micro 1600 Computer Reference Manual, publication number 71-1-1600-001, Microdata Corporation, 1971.
- (4) <u>Microprogramming Handbook</u>, Second Edition, Microdata Corporation, 1972.
- (5) Knuth, D.E., Fundamental Algorithms Vol. 1, The art of Computer Programming, (Varga, R.S. and Harrison, M.A., eds.), pp. 120-153, Reading, Mass., 1969.
- (6) Richards, R.K., <u>Digital Design</u>, (Richard, R.K. ed.), pp. 341-368, New York, N.Y., 1971.
- (7) King, W. and Dennis, T.D., "A Paging System for the Control Memory in a Minicomputer System", COMPCON 75, Tenth IEEE Computer Society International Conference, San Francisco, California, Feb. 25-27, 1975.