

A MICROPROGRAMMED MIX 1009
EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

A Thesis
Presented to
the Faculty of the Department of Computer Science
University of Houston

In Partial Fulfillment
of the Requirements for the Degree
Master of Science

by
T. Don Dennis
August, 1975

A MICROPROGRAMMED MIX 1009
EMULATOR FOR THE MICRODATA 1600/30 COMPUTER

A Thesis
Presented to
the Faculty of the Department of Computer Science
University of Houston

In Partial Fulfillment
of the Requirements for the Degree
Master of Science

by
T. Don Dennis
August, 1975

ABSTRACT

The design and implementation of a MIX 1009 emulator for the Microdata 1600/30 are presented. Major design alternatives such as allocation of file registers, allocation of main memory, selection of byte sizes and codes are presented in detail.

Insights from false starts are treated as valuable experiences. The evolution of the system involved one major false start as well as many minor ones. The major false start is discussed in an entire chapter and the minor ones are discussed throughout.

Major firmware logic problems are also discussed in detail. The final system is presented through discussion, a users manual, system flowcharts and listing of the microcode.

TABLE OF CONTENTS

CHAPTER	PAGE
I. INTRODUCTION	1
II. THE FIRST ATTEMPT	25
III. THE SECOND ATTEMPT	51
IV. USER'S GUIDE	103
V. FLOWCHARTS	124
VI. MICROPROGRAM LISTINGS	184
VII. CONCLUSION	279
REFERENCES	282

I. INTRODUCTION

Computer Science educators often discuss which computers should be studied in introductory classes involving machine-level programming. Although there is no unanimous agreement, many feel that the computer itself is of no importance so long as it provides a typical example of "machine language".

Donald Knuth has noted the following:

"There has been some feeling that it is advantageous to have a 'machine-independent machine' which does not change from year to year, and which does not have too many idiosyncrasies that tend to waste classroom time."
(1)

Knuth calls his machine MIX. MIX is designed to be a computer "which is very much like nearly every computer now in existence (except that it is, perhaps nicer). The language of MIX has been designed to be powerful enough to allow brief programs to be written for most algorithms, yet simple enough so that its operations are easily learned."
(1)

The justification for MIX then, is that it satisfies the need for a generalized machine and language to be used as a teaching aid in introductory programming classes.

The step following the design of the computer, is the implementation of the machine. Students can then test their programs and gain a deeper understanding of the problems of computing.

There are at present 3 methods for realizing any machine design: .

1. Build the computer.
2. Emulate the computer by means of firmware.
3. Simulate the computer via a software package.

Since MIX is meant to be a teaching tool to be used in an educational environment, a hardware implementation would be difficult to justify in terms of the time and money required to achieve such a computer. Most educational environments have large scale and small scale computer systems readily available for program development, thus either method 2 or method 3 seem to be the proper direction to proceed.

Implementation of MIX via software, either on a large scale computer or a mini-computer, is feasible. This approach has several advantages and disadvantages. If the simulation were done on a large scale system, then the simulator as well as the MIX assembler might be written in a high level language, thus making program development easier. There would be no problem simulating all of MIX memory and the closed shop practices imposed on most large systems might produce faster turn around. However, the simulator would be slow since it must first assemble the MIX assembly language into MIX machine code, and then execute the MIX machine code. The execution of each MIX machine instruction entails the execution of many host machine instructions, the

inefficiency of simulation somewhat offsets its advantages, particularly on a large computer, since expensive system resources are tied up for relatively long periods of time while MIX programs are running. The advantages of simulating in a closed shop are also diminished since students are not allowed to touch the machine. Sometimes this fosters the "Big Black Box" concept of computing.

The "Big Black Box" problem is solved by simulating on a mini-computer. Most small computers are batch systems, but many are console-mode or hands-on systems, i.e. the students must operate the machine themselves. Small machines may be easily dedicated to simulating MIX since resources are less expensive. Nevertheless, there are problems. Hands-on operation does improve the students concept of the computer, but through-put is demolished since each student must learn to operate the machine by trial and error. Simulating MIX and its 4K word (31 bit) memory is at least troublesome since most mini-computers have limited main memory. This implies that programming would of necessity be done in assembly language to conserve as much memory as possible. However, assembly language programming of a large program is much harder than coding the same problem in a high level language. Here the simulator would be slower than on a large scale machine since mini-computers usually have longer execution times per instruction than large machines.

Despite these disadvantages MIXAL simulators have been written and used successfully.

The second method seems to be more advantageous if the computer is microprogrammable. There are two main problems in this approach. As noted earlier, program development is most easily accomplished in a high level language. Assembly language programming affords some savings in program size, but requires more effort on the part of the programmer. Microprogramming however, is the worst case with respect to program development. The code is tedious to write and difficult to debug. The microprogrammer must work at the control signal level, armed with a very limited instruction set. If the microprogramming system uses a fixed read-only-memory (ROM), a software simulator must be available for development. In this case, implementation may be costly since a new ROM must be built for the new MIXAL emulator once it is debugged. However, if the mini-computer has an alterable control memory (ACM) the problems of implementation are lessened considerably.

It should be noted that by working on a small machine all the advantages of a mini-computer are retained. By emulating on a small system instead of simulating, many of the problems formerly discussed are resolved. The difficulty concerning the limited memory of mini-computers is eased by emulation since the microprogram resides in control

memory leaving the main memory completely free. Thus MIX's 4K words of memory might be emulated if the mini-computer has at least that much main memory. The problem of execution time (per MIX instruction) is also solved since the microcoded MIX instructions will run much faster than MIX macrocoded MIX instructions. Aside from solving these problems, emulation results in possibilities not even considered when simulating. Once implemented, the user has a MIX computer. The machine is as much a MIX 1009 computer as any of the originally announced IBM system 360 computers are IBM system 360 computers. The hardware of the different models of the 360 are in no way alike. They are all microprogrammed, except for the model 70, to execute the same machine language. Once the firmware is coded the natural language of the host machine is MIXAL so the MIX assembler can be written in MIXAL, the loader can be written in MIXAL, in fact a whole operating system can now be written in MIXAL with none of the system degradation that would result if implementation was by simulation.


This thesis reports the emulation of the MIX 1009 machine by a Microdata 1600/30. The discussion which follows covers the high points of both machines. If more detailed information is required, see references (1) and (5), for MIX and (3) for the Microdata.

MIX was designed with the "peculiar property..... that it is both binary and decimal at the same time. The programmer does not actually know whether he is programming a machine with base 2 or base 10 arithmetic." (1) This was accomplished by not specifying the amount of information which can be contained in a single byte. The only specifications given is that each byte should be capable of holding at least sixty-four values, and at most 100 values. As long as programs are written "so that no more than sixty-four values are ever assumed for a byte ... An algorithm in MIX should work properly regardless of how big a byte is..." (1) Figure 1.1 presents an overview of the major components of the MIX 1009 computer.

MIX memory consist of 4000 words of storage. Each MIX word is composed of five bytes and a sign, the sign has only two values + or -. Values are stored in sign plus magnitude format instead of the one's complement or two's complement usually found in binary machines or the nine's or ten's complement used on decimal machines.

The 1009 computer has nine registers that are available to the user. The accumulator, (A-register), is a five byte plus sign register used to perform the basic arithmetic operations, add, subtract, multiply, and divide, as well as data manipulation. The X-register is the right hand extension of the A-register and it is also five bytes plus sign. It is used in the multiply and divide instructions in

Figure 1.1



connection with the A-register to hold the ten byte product or dividend. It is also used in shift commands when ten bytes are to be shifted at once. The X-register can, however, be used separately as a limited accumulator.

I1, I2, I3, I4, I5, and I6 are six index registers. They are used in address modification and in counting. Each index register is two bytes plus sign. The J-register, Jump address register, was designed to provide support for subroutine linkage. It is also a two byte plus sign register and is loaded automatically with the contents of the instruction counter immediately prior to the execution of any Jump instruction, except a JSJ, Jump and Save J instruction.

In addition to these nine registers MIX has an overflow toggle, which is either set or reset, and a comparison indicator which may assume one of three states, representing less, equal, and greater.

MIX was designed to accomodate twenty I/O devices. Units 0-7 are dedicated to magnetic tape, units 8-15 to disks and drums, unit 16 to the card reader, unit 17 to the card punch, unit 18 to the line printer, and unit 19 is reserved for typewriter and a paper tape station.

Most instructions in MIX allow partial fields of words to be selected as the instruction operand. Each word can be broken into six fields as follows:

0	1	2	3	4	5
sign	byte	byte	byte	byte	byte

The particular field or fields which the programmer wishes to use is then encoded in a field specification. Any specification is legal so long as it addresses contiguous fields of the operand. The notation used to express partial fields is (L:R), where L is the number of the left-most field and R is that of the right-most field being specified. Typical examples of MIX's partial fields are:

(0:0), the sign only;
 (0:3), the sign and high order 3 bytes;
 (0:5), the entire word;
 (1:5), the whole word except for the sign;
 (2:2), the second byte;
 (4:5), the low order 2 bytes.

There are 21 allowable specifications in all, they are:

(0:0)
 (0:1) (1:1)
 (0:2) (1:2) (2:2)
 (0:3) (1:3) (2:3) (3:3)
 (0:4) (1:4) (2:4) (3:4) (4:4)
 (0:5) (1:5) (2:5) (3:5) (4:5) (5:5)

Computer instructions are formatted in MIX as follows:

0	1	2	3	4	5
S	A	A	I	F	C

The first three fields, (0:2), of the word form the operand address, the I-field following the address field is used for operand address modification via indexing. If I is zero, no modification occurs and the value in fields (0:2) is the effective memory address of the operand. If I is non-zero it should have a value, i, between 1 and 6. The effective operand address, M, is computed to be the algebraic sum of Index register I_i plus $\pm AA$. The effective address is formed this

way on all MIX instructions. It should be noted that in most cases $0 \leq M \leq 3999$, since MIX has 4000 memory locations. However, in some instances M may be outside this range, and indeed be negative. For example, the ENTA instruction, (Enter A), causes the accumulator to be loaded with the value of M.

The right-most two bytes of each instruction explicitly state what operation is to be carried out. The C-field denotes the operation code, while the F-field modifies this opcode. In most cases the F-field contains the partial field designation (L:R) which is encoded as $8L + R$. However, the F field has other uses. For example in the Move instruction, F specifies the number of words to transfer. In input-output operators, F is the unit number of the selected device. The F-field is also used as a secondary operation code, which further defines the operation to be performed. Consider opcode 48:

C=48, F=0 is the increment A command, while
C=48, F=1 is the decrement A command.

The following chart, figure 1.2 is a brief description of the MIX instruction set.

The Microdata 1600/30 used to emulate MIX has 32K bytes of main memory. This magnetic core memory has a one microsecond cycle time, is byte addressable, with 8-bit bytes. There are 2K bytes (16 bit/bytes) of semiconductor control memory which have a 200 nanosecond cycle time. I/O devices include

Figure 1.2

General form:

C	T
Description	
OP(F)	

C = operation code, (5:5) field of instruction

F = op variant, (4:4) field of instruction

M = address of instruction after indexing

V = F(M) = contents of F field of location M

OP = symbolic name for operation

(F) = standard F setting

t = execution time; T = interlock time

rA = register A	[*]: JL(4)	[+]: N(0)
rX = register X	JE(5)	= Z(1)
rAX = registers AX as one	JG(6)	P(2)
rIi = index reg. i, $1 \leq i \leq 6$	JGE(7)	= NN(3)
rJ = register J	JNE(8)	= NZ(4)
CI = comparison indicator	JLE(9)	= NP(5)

Figure 1.2 Cont.

00 1	01 2	02 2	03 10
No Operation NOP(0)	rA rA + V ADD(0:5)	rA rA - V SUB(0:5)	rAX rA X V MUL(0:5)
08 2	09 2	10 2	11 2
rA V LDA(0:5)	rI1 V LD1(0:5)	rI2 V LD2(0:5)	rI3 V LD3(0:5)
16 2	17 2	18 2	19 2
rA - V LDAN(0:5)	rI1 - V LD1N(0:5)	rI2 - V LD2N(0:5)	rI3 - V LD3N(0:5)
24 2	25 2	26 2	27 2
F(M) rA STA(0:5)	F(M) rI1 ST1(0:5)	F(M) rI2 ST2(0:5)	F(M) rI3 ST3(0:5)
32 2	33 2	34 1	35 1 + T
F(M) rJ STJ(0:2)	F(M) 0 STZ(0:5)	Unit F Busy? JBUS(0)	Control, Unit F IOC(0)
40 1	41 1	42 1	43 1
rA:0,jump JA[+]	rI1:0,jump J1[+]	rI2:0,jump J2[+]	rI3:0,jump J3[+]
48 1	49 1	50 1	51 1
rA [rA]?+M INCA(0)DECA(1) ENTA(2)ENNA(3)	rI1 [rI1]?+M INC1(0)DEC1(1) ENT1(2)ENN1(3)	rI2 [rI2]?+ M INC2(0)DEC2(1) ENT(2)ENN2(3)	rI3 [rI3]?+ M INC3(0)DEC(1) ENT(3)ENN(3)
56 2	57 2	58 2	59 2
rA(F):V CI CMPA(0:5)	rI1(F):V CI CMP1(0:5)	rI2(F):V CI CMP2(0:5)	rI3(F):V CI CMP3(0:5)

Figure 1.2 Cont.

04 12	05 1	06 2	07 1+ 2F
rA rAX/V rX remainder DIV(0:5)	Special NUM(0) CHAR(1) HLT(2)	Shift M bytes SLA(0) SRA(1) SLAX(2) SRAX(3) SLC(4) SRC(5)	Move F words from M to rI1 MOVE(1)
12 2	13 2	14 2	15 2
rI4 V LD4(0:5)	rI5 V LD5(0:5)	rI6 V LD6(0:5)	rX V LDX(0:5)
20 2	21 2	22 2	23 2
rI4 - V LD4N(0:5)	rI5 - V LD5N(0:5)	rI6 - V LD6N(0:5)	rX - V LDXN(0:5)
28 2	29 2	30 2	31 2
F(M) rI4 ST4(0:5)	F(M) rI5 ST5(0:5)	F(M) rI6 ST6(0:5)	F(M) rX STX(0:5)
36 1+T	37 1	38 1	39 1
Input, unit F IN(0)	Output, unit F OUT(0)	Unit F ready? JRED(0)	Jumps JMP(0) JSJ(1) JOV(2) JNOV(3) also [*] above
44 1	45 1	46 1	47 1
rI4:0,jump J4[+]	rI5:0,jump J5[+]	rI6:0,jump J6[+]	rX:0,jump J7[+]
52 1	53 1	54 1	55 1
rI4 [rI4]?+M INC4(0)DEC4(1) ENT4(2)ENNA(3)	rI5 [rI5]?+M INC5(0)DEC5(1) ENT5(2)ENN5(3)	rI6 [rI6]?+M INC6(0)DEC(1) ENT6(2)ENN6(3)	rX [rX]?+ M INCX(0)DECX(1) ENTX(2)ENNX(3)
60 2	61 2	62 2	63 2
rI4(F):V CI CMP4(0:5)	rI5(F):V CI CMP5(0:5)	rI6(F):V CI CMP6(0:5)	rX(F):V CI CMPX(0:5)

a 500 LPM line printer, a 300 CPM card reader, a magnetic tape unit, two disk drives, a teletype writer, and a paper tape station.

The 1600/30's control memory continuously executes stored microcommands to time and regulate all control and data operations required by the MIX computer. "Using application programming at the micro level, the Micro 1600 can be used directly as a hardwired controller. When the 1600 emulates the operation of a general purpose computer which executes software instructions stored in core memory, macro-instructions are fetched and interpreted by the microprogram with corresponding operations carried out by execution of microprogrammed routines in the control memory." (4)


Eight-bit data paths and eight-bit registers are incorporated in the Microdata. A 16-bit micro-instruction is executed every 200 nanoseconds from control memory. Figure 1.3 provides a block diagram of the Microdata 1600/30 at the register level.

Registers

The T-register is one of the main input operands to the eight-bit Arithmetic/Logic Unit (ALU). The T-register is also used in input-output operations and in memory read and memory write operations as a buffer register. Operate type microcommands require the T-register be selected in one of four forms, the mnemonics for these four forms are O, T, F,

Figure 1.3

Micro 1600
Block Diagram



and F, T. If 0 is coded then the selected operand transferred to the B-bus will be zero. The mnemonic T indicates the true value of the T-register transferred. F selects the complement of the T-register. Coding both F,T causes the B-bus to be all ones.

The MD register, Memory Data register, is an 8-bit buffer used to hold data being written out to the main memory. It receives input automatically from the T-register 350 nanoseconds after the initiation of a memory write. The MD register is not directly available to the programmer but was designed to free the T-register faster than would be possible otherwise.

The M and N registers, both 8-bits long, hold the 16-bit memory address used in memory read and memory write operations. M holds the 8 most significant bits; N holds the eight least significant bits.

Input-output control signals are regulated, under program control, by the 3-bit IC register. All device controllers are connected to this register via the I/O control bus, allowing device controllers to receive and decode signals from the IC register. Settings of 1, 2, or 3 are decoded as output signals and values of 4,5,6, and 7 are input signals. When an input value is in the IC register, the input bus, rather than the T-register is the operand gated to the B-bus.

The OD register, Output Data register, was designed with a purpose similar to that of the MD register. The OD register automatically copies the T register whenever the IC register is set non-zero, thus freeing the T register for other purposes.

The R register is the Microdata's microinstruction register. It holds the 16 bit microcommand currently being executed. The R register receives input from control memory over the R-bus.

The eight high-order bits of the next microcommand to be executed may be modified through the use of the U register. When selected by the microcommand, the 8 bit U register is ORed with the control memory output prior to input to the R register. This allows the generation of efficient code since routines which differ by only a few instructions may use common subroutines but with different settings of the U register. For example the following code will add, (opcode 8), the T register to file 1:

```

    LU      X'00'      Load U with Zeros
    ADD     1, T, (S)  Or U with opcode, add T to
                        file 1.

```

By changing the value of U from X'00' to X'90' or X'10' the same add instruction will cause a subtraction since a subtract is opcode 9:

```

    LU      X'90'      Load with X'90'
    ADD     1, T, (S)  Or U with opcode, subtract T from
                        file 1.

```

The L register is the 12-bit microinstruction counter. It addresses the next command to be executed and can provide control over 4K of control memory. This register can be altered by executing a Jump instruction, which loads the operand address, or by selecting the L register as the destination for the output from the ALU.

The L Save register is also a 12-bit register, and it provides for one level microsubroutines. It copies the contents of the L register whenever a Jump : Extended instruction is executed. After the subroutine has been performed a return instruction causes the L Save register to be copied back into the L register and processing continues.

The Link register is a 2-bit register which holds the high order carry-out from the Arithmetic/Logic Unit. The Arithmetic Link (AL) bit of the Link register is the bit usually selected. The exception occurs when the output from the ALU is directed to the M and N registers, in this case the Memory Link (ML) bit is used.

All the above registers were designed with a specific function in mind. However, the Microdata 1600/30 also provides two files of general purpose registers. These files, denoted the Primary file and the Secondary file, each contain fifteen 8-bit registers. Only one bank of registers may be addressed at any given time and selection of the Primary or Secondary file is under program control. Input to these registers is from the A-bus and output is through the ALU.

Register 0 is dedicated to ALU condition flags (bits 0, 1, 2) and internal status bits (3-7) and is common to both banks. Register 0 is a read only file, and readout does not effect its contents. The 8-bits of register 0 are described below:

- 0----Overflow condition (ALU)
- 1----Negative condition (ALU)
- 2----Zero condition (ALU)
- 3----I/O request flag
- 4----Internal interrupt flag
- 5----I/O reply flag
- 6----Serial TTy
- 7----External interrupt flag

The remaining "30 general-puropse file registers... are implemented with MS1/LS1 semiconductor devices." (3)
In the emulation of MIX these file registers are assigned, in groups, the functions of the A register, X register, Index register, Jump register, Instruction register and the Instruction counter as well as providing free work areas.

It should be noted that the Von Neumann concept of memory is absent in microprogramming. In a Von Neumann machine data and instructions are intermixed in memory, in fact instructions can be manipulated as data during one phase of the program and later executed as an instruction. In any case memory is a general purpose storage device containing both instructions and data. In microprogramming, however, control memory is almost always read-only. Thus temporary storage areas (i.e. data) and programming areas (i.e. instructions) are completely separate.

Instructions are confined to an area called control memory, while temporary storage and work areas are located in another, usually very small memory, which is backed up by main memory. In the case of the Microdata this small memory takes the form of these 30 general purpose file registers.

Data Flow:

There are 3 main paths in the Microdata which supply data to the different registers and the ALU. The R-bus provides input to the R register (microinstruction register). Data is gated to the R-bus from three possible sources, control memory, control memory ORed with the U register, and the console panel switches. Only one source may be selected per clock pulse. The B-bus, the second operand to the ALU, is supplied data from either the T register, in true or complemented form, the Input-bus, or the R register. The R register is selected when a literal is gated to the B-bus. The A-bus is the main data bus in the Microdata. It receives input from the ALU primarily, but the internal status or console may also be selected. The data on the A-bus can be transferred to any file register and simultaneously to the L register, U register, T register, M register, or N register.

The Arithmetic/Logic Unit (ALU), an 8-bit unit, is the center of data manipulation in the 1600/30. Its operations include addition, subtraction, and or Exclusive-OR, shifting,

and data transfer. The selected file register and the B-bus provide the operands for the ALU and output is placed on the A-bus, which is a common source of input to most registers.

Instruction Repertoire:

The microdata's microcommand repertoire consist of 65 instructions. Each instruction is classified as either a literal command, an operate command or a generic command depending on the commands format. The five possible formats are displayed below along with examples of each format type.


Literal Command

OP- Operation Code

F - File register designator


Literal - 8-bit or 12-bit literal which is transferred as an operand

Type 1




Example:

AF 7,X'04'




ADD the value X'04' to file register 7

Type 2




Example:

LT X'56'




LOAD T register with X'56'

Type 3



Example:

JE X'621'



JUMP to location 621

Operate Commands

OP- Operation Code

F - File Register Designator

C - Control Field Designation

<u>Designator</u>		<u>Definition</u>
L	-	Link Control/ADD Link
C	-	Modify Condition Codes
T	-	Select T Register
F	-	Select T Complement
(continued on the next page)		

<u>Designator</u>		<u>Definition</u>
I	-	Increment
D	-	Decrement

* File inhibit - If bit 3 is a one, the file register F is unchanged.

- If bit 3 is a zero, the file register F is loaded with the result of the command (i.e. A-Bus).

R - Destination Register

<u>Designator</u>		<u>Register Designated</u>
blank	-	None
T	-	T Register
M	-	M Register
N	-	N Register
L	-	L Register
		(even address pages)
K	-	L Register
		(odd address pages)
U	-	U Register
S	-	U Register is ORed into upper 8 bits of operate command

Type 4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP				F				C		*		R			

Example:

ADD* 13, T, L, C, (U)

8	D	B	E
---	---	---	---

ADD the T register and Link bit to file register 13,
Set the condition flags in file zero and place the
sum in the U register. File 13 is not updated.

Generic Commands

OP- Operation Code

OP

Example:

SPF	Select Primary File		
1	0	4	0

II. THE FIRST ATTEMPT

In constructing the MIX emulator some design problems were encountered in meeting Knuth's specifications for MIX. The design problems fall into two groups. The first concerns the allocation of Microdata hardware for the emulation of MIX hardware. The second type of problems involve the development of the firmware logic required by the MIX instructions set.

Two attempts were made to construct a MIX emulator. The first attempt employed a Microdata 1600/30 with 16K bytes (8 bit) of core memory and 2K bytes (16 bit) of Alterable Control Memory (ACM). The first attempt was aborted for reasons discussed in this chapter. The first attempt showed that a complete implementation of a MIX machine with 16K bytes of Microdata memory would require more than 2K of ACM to hold the emulator. The second effort used a Microdata 1600/30 with 32K of core and 2K of Alterable Control Memory. This larger configuration resulted in simpler firmware logic and the successful emulation of the MIX 1009 computer.

Although the first attempt was "scraped", much was learned from previous mistakes which was useful in the second

attempt. The purpose of this chapter is to relate this learning experience.

Hardware Allocation Problems

The first problem encountered in designing the MIX emulator was that of deciding the best way to allocate the model 30's memory in implementing MIX's memory. The memory resources available on the Microdata 1600/30 at this time and the memory requirements of the MIX machine are reflected in figure 2.1.

figure 2.1	Words of Memory	Bits/ Byte	Total # of Bytes	Total # of Bits	Character Code	Numeric Code
Microdata 1600/30	Undefined byte Addressable	8	16,364	130,912	ASCII or EBCDIC	binary 2's comp.
1009	4000	1/sign 6/data	4000 sign 20,000 data	124,000	Knuth's Code	binary sign plus magnitude

According to the MIX specifications a MIX machine is word addressable with 4,000 words of core memory. Each word is composed of a sign byte and five data bytes. The sign byte may contain one of two values, representing plus and minus. Each data byte must be capable of containing at least 64 values but not more than 100 values. The minimum number of bits required for a MIX computer is then,

$$4000 \times 31 = 124,000 \text{ bits,}$$

(4000 words, each containing a one bit sign byte and 5 six bit

data bytes). In June 1974, the Computer Science Department's 1600/30, which is byte addressable, had 16K bytes (8 bits/byte) or 130,912 bits of core memory. Plainly there existed enough bits to emulate the MIX computer, but not enough addressable units or bytes.

At this point three possible boundary allignments were considered as solutions to the memory allocation problem. MIX memory could be represented as six Microdata bytes per MIX word, or as five Microdata bytes per MIX word, or as 4 bytes per MIX word.

Data in the six Microdata bytes per MIX word solution was to be stored as follows;

figure 2.2

S	N	N	N	N	N	N	N
1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆	1 ₇	1 ₈
2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆	2 ₇	2 ₈
3 ₁	3 ₂	3 ₃	3 ₄	3 ₅	3 ₆	3 ₇	3 ₈
4 ₁	4 ₂	4 ₃	4 ₄	4 ₅	4 ₆	4 ₇	4 ₈
5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆	5 ₇	5 ₈

S - sign bit

N - not used

K_i - ith bit of Kth byte

Using this format and going to an eight bit byte the data was easy to manipulate, however only 2,727 words of MIX memory were available with a 16K host machine. The six byte solution also made MIX word boundaries hard to detect. There was also a related problem due to the nature of the IN and OUT

commands, MIX's I/O operators. These instructions handle the sign byte separately from the data bytes and thus need to sense MIX word boundaries. With six bytes/word this can only be done by dividing the current I/O address, (Microdata address), by six and examining the remainder. This process is too lengthy for interrupt driven I/O.

Six bytes per word also makes address translation, from MIX addresses to Microdata addresses, and vice versa, involved but not difficult. Given any MIX address M the Microdata address, MD, of the first byte of M is simply,

$$MD = 2M + 4M.$$

Assume M is a 16 bit address, the most significant byte (MSB) residing in Primary file 9, and the least significant byte (LSB) in Primary file 10. Then MD will be in P9 and P10 after the execution of the following nine instructions.

Figure 2.3

SFL	10	Shift file 10 to left, multiply by two
SFL	9,L,(T)	Shift file 9 left, inserting the bit just Shifted out of file 10, and put the result in the T register
CPY	11,T	Copy the T register into file 11.
MOV	10,(T)	Move the contents of file 10 to the T register
SFL	10	Shift file 10 left, multiply by two again
SFL	9,L	Shift file 9 left, inserting the bit just Shifted out of file 10.
		Now M x 2 is in P11 and T
		M x 4 is in P9 and P10
ADD	10,T	Add file 10 and the T register, put result in file 10
MOV	11,(T)	Move contents of file 11 to T.
ADD	9,L,T	ADD file 9 to T along with the high order Carry of the last add, placing the result in file 9.

The need to convert the Microdata address back to the corresponding MIX address also arises when the console step switch is pressed. When the step switch is pressed the next instruction is executed, the machine then HALTS and displays the MIX address of the next instruction. However the MIX Instruction Counter actually contains the Microdata address of the first byte of the next instruction. In order that the MIX address be displayed it must first be computed from the Microdata address and this result placed on the data bus. However, the conversion from a Microdata address back to a MIX address involves a division by six. Naturally, the divide algorithm could be used for this purpose, but the divide routine is usually avoided since it is one of the longest routines in the instruction set. It is possible to divide by six fairly rapidly, given that the dividend is evenly divisible by six (which is the case for memory address). This problem becomes the ability to divide by three, since

$$MD/6 = (MD/3)/2$$

The divide by six algorithm is described in figure 2.4 while the corresponding microprogram is described in figure 2.5.

The 6 byte solution offered the advantage of easy data manipulation, assuming 8 bit bytes were used, but the advantage was offset by three disadvantages, namely:

- 1) Only 2,727 words of MIX memory could be emulated instead of the specified 4,000 words.
- 2) Input/Output was severely complicated by the

Figure 2.4

Given: The dividend is evenly divisible by 6, then the quotient may be found by;




Figure 2.5

The corresponding Microprogram follows:

```

*      file 9 contains MSB of address
*      file 10 contains LSB of address
*      result to be placed in file 11 and 12
*      16 bit address

      LF      8,X'10'      LOAD COUNT
      ZOF     11           ZERO QUOTIENT MSB
      ZOF     12           ZERO QUOTIENT LSB
START  SFR     9           DIVIDE DIVIDEND BY TWO
      SFR     10,L
      TN      10,X'01'     TEST LOW ORDER BIT OF
                           DIVIDEND
      SP      ZERO        JUMP IF ZERO
      TN      11,X'80'     TEST HIGH ORDER BIT OF
                           QUOTIENT
      JP      ZERO        JUMP IF ONE
ONE     SRI     11         SHIFT QUOTIENT, INSERT 1
      JP      SHIFT
ZERO    SFR     11         SHIFT QUOTIENT, INSERT 0
SHIFT  SFR     12,L
      DEC     8           COUNT ——— COUNT - 1
      TZ      8,X'FF'     COUNT 0 ?
      JD      START      COUNT IS 0
      HLT
                           COUNT = 0

```

To perform this algorithm on a 16 bit address 211 instructions must be executed.

inability to detect MIX word boundaries.

- 3) Address translation from MIX address to Microdata address and back again would be time consuming.

Data for the five byte per word solution was to be stored as shown in the illustration below. The MIX sign byte and first MIX data byte were to occupy the first Microdata byte with the remaining four bytes being stored in the next four Microdata bytes.

Figure 2.6

S	1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆	1 ₇
2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆	2 ₇	2 ₈
3 ₁	3 ₂	3 ₃	3 ₄	3 ₅	3 ₆	3 ₇	3 ₈
4 ₁	4 ₂	4 ₃	4 ₄	4 ₅	4 ₆	4 ₇	4 ₈
5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆	5 ₇	5 ₈

S - Sign bit

Ki- ith bit of Kth byte

Using this format and again assuming 8 bits per byte, data was easy to manipulate. However, the first Microdata byte must be processed separately, since the Microdata's hardware employee's 2's complement arithmetic and MIX is a sign plus magnitude machine. Aside from this, the 5 byte solution has the same advantages and disadvantages as the 6 byte solution. Here, 3,272 MIX words can be emulated, and addresses are again a problem but data is easy to handle.

The major defect with both the 6 byte and the 5 byte solution was that all 4000 words of MIX memory could not be

emulated. In light of this fact, if the entire 4000 words of MIX memory were to be emulated then the 31-bit MIX words must be packed into four Microdata bytes.

1 MIX word = 31 bits 4 Microdata bytes = 32 bits

$4000 \times 32 = 128,000$ bits $130,912$ bits = $16K \times 8$ bits

Using this approach the whole MIX memory could be emulated with 384 Microdata bytes left over. The information was to be packed according to the diagram below.

Figure 2.7

S	N	1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆
2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆	3 ₁	3 ₂
3 ₃	3 ₄	3 ₅	3 ₆	4 ₁	4 ₂	4 ₃	4 ₄
4 ₅	4 ₆	5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆

S - Sign bit

N - Not used

Ki- ith bit of Kth byte.

This format solved the 3 problems found with the 5 byte and 6 byte formats. First, all 4000 words of MIX memory could be implemented on the host machine's current 16K memory. Second, word boundaries were easy to identify since any Microdata address whose low order two bits are zero corresponds to the first byte of a MIX word. Finally, address translation, either from MIX addresses to Microdata addresses or vice versa, could be performed by simple register shifts (i.e. multiplying or dividing by 4). However in eliminating these three problems the main advantage of the previous two

solutions was also eliminated, for data was no longer easy to manipulate. In fact, this packed format caused data manipulation to now become 'the' major firmware logic problem.

The second hardware allocation problem concerned the mapping of MIX's registers into the 30 general purpose file registers that are available on the Microdata 1600/30. There are nine registers available to the user in MIX plus an overflow toggle and a Comparison Indicator. There is also an Instruction Counter and an Instruction Register, although these are not directly accessible to the user. All these registers must be represented by the 30 general purpose file registers. Main memory is accessible, of course, from the microlevel but storage and retrieval is involved. The following example illustrates this point.

Figure 2.8

```

*      File 9 contains MSB of Memory Address
*      File 10 contains LSB of Memory Address
*      File 8 contains data
*
*      Store a byte in Main Memory
MOV      9, (M)      Load MSB of Memory Ad-
                     dress Register (MAR)
WMF      10, (N)     Load LSB of MAR, Begin
                     full cycle write
MOV      8, (T)     Move data to T in time
                     to be written out
*
*      Retrieve a byte from Main Memory
MOV      9, (M)     Load MSB of MAR
RMF      10, (N)     Load LSB of MAR, Begin
                     full cycle read
NOP
CPY      8, T        Delay 200 nanoseconds
                     Copy data from T into
                     file 8

```

Clearly main memory is not a good place to emulate registers of a target machine or to store temporary results, such as firmware loop counters. Recall that these thirty general purpose files compose the only scratch pad available to the microprogrammer, beside main memory, since the Alterable Control Memory (ACM) is read-only when used as a control memory. Thus these thirty files must serve not only as registers for the MIX computer but must also provide the microprogrammer with a fast work area to perform the needed firmware routines.

The MIX Accumulator A, its right hand extension X, and the Instruction Register are the same length as a MIX word, a sign byte plus five data bytes. These six MIX bytes were packed into four Microdata bytes as shown in figure 2.9.

Figure 2.9

A register

X register and

Instruction register

S	N	1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆
2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆	3 ₁	3 ₂
3 ₃	3 ₄	3 ₅	3 ₆	4 ₁	4 ₂	4 ₃	4 ₄
4 ₅	4 ₆	5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆

S- Sign

N- Not used

Ki- ith bit
of the Kth
byte

The Instruction Counter is a two byte register and the remaining seven registers, the Jump register, and the six Index registers are three bytes each in MIX, a sign byte plus two data bytes. Each of these registers was packed into two Microdata bytes as shown in figure 2.10.

Figure 2.10

Instruction
Counter
Jump and
Index registers

S	N	4 ₁	4 ₂	4 ₃	4 ₄	4 ₅	4 ₆
5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆	0	0

S - Sign

N - Not
used

O - Zero

Ki- ith bit
of Kth
byte

This format was selected for several reasons. First, by carrying the Instruction Counter in this form the Microdata Address, (MIX address times 4), of the next instruction was readily available. Secondly, this format facilitated indexing; Recall that the sign and first two data bytes of an instruction compose the operand address. From figure 2.9 it can be seen that the operand address, in packed form, is in the same format as the Index register. (Figure 2.10). Computing the effective (Microdata) operand address can be accomplished by masking the address field from the Instruction register, zero filling the low order two bits, and adding this result to the specified index register. Thirdly, MIX Jump instructions, which may be indexed, are easy to execute since the address field of the instruction, the Index register, and the Instruction Counter are all packed the same way.

The Overflow toggle is a one bit register in MIX which is either set or reset. The MIX Comparison Indicator can assume one of three values representing greater, less, and

equal conditions. These two MIX registers were packed into one Microdata file as shown in figure 2.11

Figure 2.11

N	N	N	O	N	L	E	G
---	---	---	---	---	---	---	---

N - not used

O - overflow

LEG - Comparison
Indicator

Three bits were used to emulate the MIX Comparison Indicator although only two bits were needed to represent the three possible states. However, a three bit Comparison Indicator allows easier programming of the Jump Less, Jump Equal, Jump Greater, Jump Less or Equal, Jump Greater or Equal, and Jump Not Equal instructions. Using a three bit Comparison Indicator one general microprogram can be written to decide whether the correct conditions exist for each of these six Jump instructions. To test for a less than condition a mask of '0000 0100' is passed to the compare routine, which OR's this mask with the file containing the Comparison Indicator. If the logical result is non-zero, then the Less bit is on indicating a less than condition. The Equal and Greater cases work the same way. The advantage of a three bit indicator is made apparent by the Jump instructions which test for two conditions instead of one. To test for a greater than or equal condition a mask of '0000 0011' is passed to the compare routine. A not equal condition can be stated as

a less than or greater than condition, therefore, a mask of '0000 0101' will test for not equal. Figure 2.12 gives the conditions and the corresponding masks to be used with this method.

Figure 2.12

N	N	N	O	N	L	E	G
---	---	---	---	---	---	---	---

G - Greater bit
 E - Equal bit
 L - Less bit
 O - Overflow bit

0	0	0	0	0	0	0	1	Test Greater
0	0	0	0	0	0	1	0	Test Equal
0	0	0	0	0	1	0	0	Test Less
0	0	0	0	0	0	1	1	Test Greater or Equal
0	0	0	0	0	1	1	0	Test Less or Equal
0	0	0	0	0	1	0	1	Test Not Equal

Using the three formats just described (Figures 2.9, 2.10, and 2.11) twenty-nine microdata files are required to emulate MIX registers (Figures 2.13). This leaves only one free work file to be used by the microprogrammer. However the third byte of a MIX instruction denotes which Index register, if any, is to be used to compute the effective operand address. This computation is done on all instructions immediately following the instruction fetch. Thus by the time the decode routine is executed MIX byte 3 is free to be used by the microprogrammer. MIX byte 5, the instruction operation code, becomes available to the microprogrammer after instruction decode has occurred. Also MIX

byte 4, the F field (partial word designator), is freed shortly after entering the particular instruction subroutine to be executed. Therefore, though work space is at a premium, enough scratch files are available to perform most computations.

Figure 2.13

A register	4 file registers	
X register	4 file registers	
Instruction register	4 file registers	
Instruction counter	2 file registers	Dedicated to MIX
Jump register	2 file registers	
Index register I1	2 file registers	
Index register I2	2 file registers	
Index register I3	2 file registers	
Index register I4	2 file registers	
Index register I5	2 file registers	
Index register I6	2 file registers	
Overflow toggle and		
Comparison Indicator	1 file register	Available to
Free work area	1 file register	Microprogrammer
<hr/>		
30 file registers		

The thirty general purpose registers on the Microdata 1600/30 are divided into two files of 15 registers. Each, referred to as the Primary file and the Secondary file. Only one file is available to the microprogrammer at any given time. To get from one file to the other a file select instruction must be executed. Figure 2.14 illustrates the addressing and manipulation of the two sets of file registers.

Figure 2.14

```

*      Transfer the contents of Primary file 1 (P1) to
*      Secondary file 1 (S1)

*      Transfer the contents of Secondary file 15 (S15)
*      to Primary file 15 (P15)
*

```

SPF		Select Primary File
MOV	1,(T)	Move P1 to T register
SSF		Select Secondary files
CPY	1,T	Copy T register into S1
MOV	15,(T)	Move S15 to T register
SPF		Select Primary files
CPY	15,T	Copy T register into P15

Data transfer between the two sets of files is cumbersome for two reasons. First, transfer must be via the T register since it is the only register common to both files which can be loaded and then read. (The U, M, and N registers can only be loaded). Thus transfers must take place one byte at a time. Secondly, file select commands must be issued each time the file boundary is to be crossed. As a result, MIX registers which are likely to be used together were grouped in the same file to avoid inter-file transfers. The Instruction Counter, the Instruction register, the A register, the X register, and the one free work register were assigned to the Primary file while the Index registers, the Jump register, the Overflow toggle and the Comparison Indicator were assigned to the secondary file.

The Instruction Counter and the Instruction Register were both assigned to the Primary file to facilitate the instruction fetch cycle. Note, to fetch the next MIX instruction four memory reads must take place from consecutive locations in memory starting with the byte addressed by the Instruction Counter. The Memory Address Register (M,N) is loaded with the contents of the Instruction Counter and then a read can be performed, fetching the first of four bytes. Now the Memory Address Register (M,N) must be incremented. However M and N cannot be gated to the Arithmetic Logic Unit, but can only be selected as the destination for the output from the ALU. Instead the Instruction Counter must be incremented, this result can now be selected as the new value of the Memory Address Register (M,N), and the second byte can be read. The fetch routine is then more efficient if both the Instruction Counter and the Instruction register are in the same file, since the fetch routine alternately selects one then the other.

The user registers most frequently selected in MIX are the A register, the X register and the A-X register. The X register is the right hand extension of the A register in multiply, divide, and shift instructions. It is advantageous then to have the A register and the X register in the Primary file with Instruction register to facilitate the execution of A, X and A-X instructions.

The one free work register was placed in the Primary file since this is where the instruction to be executed would reside as well as the registers most likely to be involved with this instruction execution.

The A register was located in Primary file registers P1, P2, P3 and P4 where P1 contains the sign and most significant bits of A and P4 the least significant bits. The X register was assigned registers P5, P6, P7, P8 with P5 holding the most significant bits and P8 the least significant bits. These assignments result in X being the natural right hand extension of A, this of course makes microprogramming the shift, divide, and multiply routines straight forward if not easier. The instruction register was assigned registers P11, P12, P13, and P14. The free work register was located at P15. This helped group the work registers together, recall P14 contains the opcode, MIX byte 5, which is available to the microprogrammer following instruction decode. The Instruction Counter was located at P9 and P10, these being the only remaining registers in the Primary file.

The Index registers, the Jump register, the Overflow and Comparison Indicators occupy all of the Secondary file. The Index registers were grouped into 12 consecutive registers starting with Secondary file 1. Index register Y then resides in Secondary files 2Y-1 and 2Y. This allows microprograms which handle Index register operations to be generalized. Figure 2.15 is a microroutine used to zero the Index

register specified (I1-I6) in the Instruction register (MIX byte 3).

Figure 2.15

SPF		Select Primary files
LT	X'FO'	Load T register with mask
OR*	13,T,(T)	Mask off index number
CPY	15,T	Copy index number x 16 into P15
SFL	15	Shift P15 left, divide by 2
SFL	15	Shift P15 left, divide by 2
SFL	15,(U)	Compute index number x 2, Put result in U register
SSF		Select Secondary file
ZOF	0,5	Zero file (U), LSB of index
The U register will be ORed into the upper 16 bits of the microcommand when the S option is included		
SPF		Select Primary file
DEC	15,(U)	Compute (Index number x 2) -1 put result in U register
SSF		Select Secondary file
ZOF	0,S	Zero file (U), MSB of index

The Jump register was allocated file register S13 and S14. The function of the Jump register is to copy the current contents of the Instruction Counter immediately prior to a Jump Instruction. This provides a one level subroutine linkage for the MIX user. This copy must take place across the file boundary since the Instruction Counter is in the Primary file and the Jump register is in the Secondary file. However, this is only a two byte transfer and Jump instructions are executed less frequently than the fetch routine

or even A, X, or A-X register instructions.



The file containing the overflow toggle and the Comparison Indicator was placed in the Secondary file 15. Note that all the other MIX registers are composed of an even number of file registers, but there are 15 file registers (odd) in each file. Thus the free work file register must be assigned to one file and the Overflow and Comparison Indicator register to the other. Considering the need for a work space in the Primary file, the Overflow and Comparison Indicator was placed in the Secondary file. Figure 2.16 illustrates the file allocation of the MIX registers as discussed.

Firmware Logic Problems:

Solutions to these major hardware allocation problems, memory allocation and register allocation, defined the relation between the host machine and the target machine so that microprogramming could begin. However, the machine organization that was developed resulted in two firmware problems.

The first problem, which had been anticipated, was the lack of sufficient work space to perform the required firmware routines. In the file allocation plan, an attempt was made to keep all MIX registers in either the Primary file or the Secondary file. This resulted in only one free file register to be used by the firmware for counters, temporary

Figure 2.16




A, X, AND INSTRUCTION
REGISTER


S - Sign

0 - Zero

K_i ith bit of Kth byte



INDEX, JUMP SAVE AND INSTRU-
TION COUNTER



OVERFLOW AND COMPARISON

results and flags. One or two registers were freed after instruction decode occurred but in some cases 3 free registers were not enough. For example, the Multiply instruction requires at least one more register than is available. This can only be solved by temporarily writing some portion of a MIX register, not currently being used, out to core memory.

The second firmware problem encountered was caused by the misalignment of MIX bytes and Microdata bytes. Since byte boundaries of the host machine did not correspond to byte boundaries on the target machine, programming the MIX partial field specifications was quite involved. The format used to pack six MIX bytes into four Microdata bytes resulted in each MIX byte being stored in a slightly different position than the other MIX bytes. From figure 2.17 it can be seen that the MIX sign byte and the first data byte occupy the first Microdata byte with one unused bit also present. MIX byte two and the high order two bits of MIX byte three are in Microdata byte 2. The low order four bits of MIX byte 3 and the high order 4 bits of MIX byte four are in Microdata byte 3. The low order 2 bits of MIX byte 4 and MIX byte five are in Microdata byte four. This format defies uniform handling of MIX bytes. As a result the microprogram routines which treated MIX partial word specifications were lengthy. A good example of this problem is the MIX Store A instruction. In this instruction the number of bytes specified by the F field is taken from the right hand side

of A and these bytes replace the contents of the effective operand address specified by the F field. The bytes of the operand not mentioned by F and the A register are unchanged. Figure 2.17 illustrates all twenty-one variations of this instruction.

Thirty-four of the sixty-four MIX instructions were microprogrammed using the allocations discussed earlier. It became obvious, however, that the complete MIX emulator would exceed 2048 instructions, the size of the AROM. At this point the following compromises were considered.

1. Emulate a subset of the MIX instructions rather than the complete repertoire.
2. Page in sections of microcode from disk as they are required (7). This would increase MIX instruction execution time but would create a virtual AROM.
3. Reallocate MIX memory avoiding the packing of MIX bytes into Microdata bytes. This makes it possible to write simpler code but impossible to implement all 4000 words of MIX memory.

In the midst of this consideration an additional 16K of memory was acquired for the 1600/30 allowing the adoption of method 3 as well as the implementation of all of MIX memory. This attempt to emulate MIX was then terminated and a new study of hardware allocations was begun taking advantage of the additional memory and the mistakes that had been made during this first attempt.

Figure 2.17

$M_S^N M_1^1 M_1^1 M_1^1 M_1^1 M_1^1$
$M_2^2 M_2^2 M_2^2 M_2^2 M_2^2 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

Initial contents
in Memory
 M_K - Some bit of the K^{th} byte
of M

$A_S^N M_1^1 M_1^1 M_1^1 M_1^1 M_1^1$
$M_2^2 M_2^2 M_2^2 M_2^2 M_2^2 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (0,0)

$A_S^N A_5^5 A_5^5 A_5^5 A_5^5 A_5^5$
$M_2^2 M_2^2 M_2^2 M_2^2 M_2^2 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (0,1)

$M_S^N A_5^5 A_5^5 A_5^5 A_5^5 A_5^5$
$M_2^2 M_2^2 M_2^2 M_2^2 M_2^2 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (1,1)

$A_S^N A_1^1 A_1^1 A_1^1 A_1^1 A_1^1$
$A_2^2 A_2^2 A_2^2 A_2^2 A_2^2 A_3^3 A_3^3$
$A_3^3 A_3^3 A_3^3 A_3^3 A_4^4 A_4^4 A_4^4 A_4^4$
$A_4^4 A_4^4 A_5^5 A_5^5 A_5^5 A_5^5 A_5^5 A_5^5$

Initial Contents
in A Register
 A_K - Some bit of the K^{th} byte
of A

$A_S^N A_4^4 A_4^4 A_4^4 A_4^4 A_4^4$
$A_5^5 A_5^5 A_5^5 A_5^5 A_5^5 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (0,2)

$M_S^N A_4^4 A_4^4 A_4^4 A_4^4 A_4^4$
$A_5^5 A_5^5 A_5^5 A_5^5 A_5^5 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (1,2)

$M_S^N M_1^1 M_1^1 M_1^1 M_1^1 M_1^1$
$A_5^5 A_5^5 A_5^5 A_5^5 A_5^5 M_3^3 M_3^3$
$M_3^3 M_3^3 M_3^3 M_3^3 M_4^4 M_4^4 M_4^4 M_4^4$
$M_4^4 M_4^4 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5 M_5^5$

STA M, (2,2)

$A_S^N A_3 A_3 A_3 A_3 A_3$
$A_4 A_4 A_4 A_4 A_4 A_5 A_5$
$A_5 A_5 A_5 A_5 M_4 M_4 M_4 M_4$
$M_4 M_4 M_5 M_5 M_5 M_5 M_5$

STA M, (0, 3)

$M_S^N A_3 A_3 A_3 A_3 A_3$
$A_4 A_4 A_4 A_4 A_4 A_5 A_5$
$A_5 A_5 A_5 A_5 M_4 M_4 M_4 M_4$
$M_4 M_4 M_5 M_5 M_5 M_5 M_5$

STA M, (1, 3)

$M_S^N M_1 M_1 M_1 M_1 M_1$
$A_4 A_4 A_4 A_4 A_4 A_5 A_5$
$A_5 A_5 A_5 A_5 M_4 M_4 M_4 M_4$
$M_4 M_4 M_5 M_5 M_5 M_5 M_5$

STA M, (2, 3)

$M_S^N M_1 M_1 M_1 M_1 M_1$
$M_2 M_2 M_2 M_2 M_2 A_5 A_5$
$A_5 A_5 A_5 A_5 M_4 M_4 M_4 M_4$
$M_4 M_4 M_5 M_5 M_5 M_5 M_5$

STA M, (3, 3)

$A_S^N A_2 A_2 A_2 A_2 A_2$
$A_3 A_3 A_3 A_3 A_3 A_4 A_4$
$A_4 A_4 A_4 A_4 A_5 A_5 A_5$
$A_5 A_5 M_5 M_5 M_5 M_5 M_5$

STA M(0, 4)

$M_S^N A_2 A_2 A_2 A_2 A_2$
$A_3 A_3 A_3 A_3 A_3 A_4 A_4$
$A_4 A_4 A_4 A_4 A_5 A_5 A_5$
$A_5 A_5 M_5 M_5 M_5 M_5 M_5$

STA M, (1, 4)

$M_S^N M_1 M_1 M_1 M_1 M_1$
$A_3 A_3 A_3 A_3 A_3 A_4 A_4$
$A_4 A_4 A_4 A_4 A_5 A_5 A_5$
$A_5 A_5 M_5 M_5 M_5 M_5 M_5$

STA M, (2, 4)

$M_S^N M_1 M_1 M_1 M_1 M_1$
$M_2 M_2 M_2 M_2 M_2 A_4 A_4$
$A_4 A_4 A_4 A_4 A_4 A_5 A_5$
$A_5 A_5 M_5 M_5 M_5 M_5 M_5$

STA M, (3, 4)

$M_S N$	M_1	M_1	M_1	M_1	M_1	M_1	M_1
M_2	M_2	M_2	M_2	M_2	M_2	M_3	M_3
M_3	M_3	M_3	M_3	A_5	A_5	A_5	A_5
A_5	A_5	M_5	M_5	M_5	M_5	M_5	M_5

STA M, (4, 4)

$A_S N$	A_1	A_1	A_1	A_1	A_1	A_1	A_1
A_2	A_2	A_2	A_2	A_2	A_2	A_3	A_3
A_3	A_3	A_3	A_3	A_4	A_4	A_4	A_4
A_4	A_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (0, 5)

$M_S N$	A_1	A_1	A_1	A_1	A_1	A_1	A_1
A_2	A_2	A_2	A_2	A_2	A_2	A_3	A_3
A_3	A_3	A_3	A_3	A_4	A_4	A_4	A_4
A_4	A_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (1, 5)

$M_S N$	M_1	M_1	M_1	M_1	M_1	M_1	M_1
A_2	A_2	A_2	A_2	A_2	A_2	A_3	A_3
A_3	A_3	A_3	A_3	A_4	A_4	A_4	A_4
A_4	A_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (2, 5)

$M_S N$	M_1	M_1	M_1	M_1	M_1	M_1	M_1
M_2	M_2	M_2	M_2	M_2	M_2	A_3	A_3
A_3	A_3	A_3	A_3	A_4	A_4	A_4	A_4
A_4	A_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (3, 5)

$M_S N$	M_1	M_1	M_1	M_1	M_1	M_1	M_1
M_2	M_2	M_2	M_2	M_2	M_2	M_3	M_3
M_3	M_3	M_3	M_3	A_4	A_4	A_4	A_4
A_4	A_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (4, 5)

$M_S N$	M_1	M_1	M_1	M_1	M_1	M_1	M_1
M_2	M_2	M_2	M_2	M_2	M_2	M_3	M_3
M_3	M_3	M_3	M_3	M_4	M_4	M_4	M_4
M_4	M_4	A_5	A_5	A_5	A_5	A_5	A_5

STA M, (5, 5)

III. THE SECOND ATTEMPT

In the fall of 1974, the Computer Science Department increased the Microdata's core memory to 32K bytes. At this point a second attempt was initiated to emulate the MIX 1009 computer using this additional memory. Again, the two major design problems concerned the allocation of Microdata hardware for the emulation of MIX hardware, and firmware logic problems.

Hardware Allocation Problems

The first design decision in this second attempt was again how one should emulate MIX's memory. The memory resources now available on the Microdata 1600/30 and the memory requirements of the MIX machine are reflected in Figure 3.1.

	Words of Memory	Bits/ Byte	Total # of Bytes	Total # of Bits	Character Code	Numeric Code
Microdata 1600/30	undefined byte addressable	8	32,728	261,824	ASCII or EBCDIC	binary 2's compliment
MIX 1009	4000	1/sign 6/data	4000 sign 20,000 data	124,000	Knuth's Code	binary sign plus magnitude

With the additional 16K of core memory the Microdata 1600/30 was larger than the MIX 1009. Recall that with 16K of core memory the Microdata had only 16,364 bytes to implement MIX's 24,000 byte memory. In the first attempt this dilemma was

solved by packing each 31 bit MIX word into four Microdata 8 bit bytes. However, this design resulted in difficult firmware logic. But with 32K of core memory, packing was no longer necessary since the Microdata had more than enough bytes to implement MIX's memory byte for byte.

This surplus of main memory solved the major problems previously encountered in implementing MIX's memory, but three problems still remained, namely:

1. How many Microdata bytes should be used to emulate each MIX word?
2. How many bits should be used in each byte?
3. How should any extra Microdata memory be used?

In examining the first of these problems, it appears that either five bytes per MIX word or six bytes per MIX word was the best solution in light of previous experience. The five bytes per MIX word solution required packing the sign and the first MIX data byte together. This packing would result in more available MIX memory but would inhibit uniform handling of all five data bytes. Uniform handling and the ability to generalize the firmware for partial word operations was not possible in the first attempt, it was a primary consideration however in the second attempt. Therefore, the six-bytes-per-MIX-word solution was selected where the sign byte and 5 data bytes would each be assigned to a separate Microdata byte, figure 3.2.

Figure 3.2

Sign Byte	
1 st	Data Byte
2 nd	Data Byte
3 rd	Data Byte
4 th	Data Byte
5 th	Data Byte

Recall from Chapter II that the three disadvantages of the six byte solution were:

- A) Not all 4000 words of MIX memory could be emulated.
- B) Address translation from MIX address to Microdata address and vice versa was time consuming.
- C) Detection of MIX word boundaries was difficult when given only the corresponding Microdata address.

The increase of main memory to 32K solved problem A, in fact 8,728 bytes of Microdata memory would be still available at six bytes per MIX word. Problem B can be solved, as discussed in Chapter II, however, address translation is still time consuming. Problem C however, is the most difficult. Recall that MIX Input/Output instructions handle the sign byte of each MIX word differently from the data bytes. On Input the sign bytes are set positive and on Output the sign bytes are ignored, figure 3.3 illustrate the Input operation.

Figure 3.3

S	1 st	2 nd	3 rd	4 th	5 th	
O	C	O	N	T	E	MIX word 0000
1	N	T	S		P	MIX word 0001
1	R	1	O	R		MIX word 0002
O	T	O		I	N	MIX word 0003
1	P	U	T			MIX word 0004

Before Read

Read 80 characters into MIX
Memory starting at MIX word
0000

In 0,(10)

A B C D E F...

	S	1 st	2 nd	3 rd	4 th	5 th
MIX word 0000	O	A	B	C	D	E
MIX word 0001	O	F	G	H	I	J
MIX word 0002	O	K	L	M	N	O
MIX word 0003	O	P	Q	R	S	T
MIX word 0004	O	U	V	W	X	Y


After Read

Input/Output on the host machine however occurs one byte at a time, and the microprogram must use Microdata addresses to store each data byte, thus the firmware must be able to sense MIX word boundaries. As mentioned earlier one way to do this is to divide each Microdata address by six. If the remainder is zero then this byte corresponds to a MIX sign byte and

should be handled accordingly. Another possible solution is to assign to each I/O device a counter that is set to zero when an I/O operation is initiated on that device, then each time a data byte transmission occurs this counter is tested to see if it is equal to zero. If not the data transmission would take place and the counter would be decremented. But if the counter is zero the Microdata address corresponds to a MIX sign byte and this byte should be either zeroed or ignored, depending on whether the operation involved is input or output. The counter would then be set to 5 and normal handling of data could resume, figure 3.4 presents a flowchart for the above description. Either of these two methods, dividing by six or running a special counter would solve the problem of MIX word boundary detection but neither is easily accomplished.

Having tentatively adopted the six-byte-per-MIX-word solution, the next decision concerned how many bits should be used in each MIX byte. Knuth specifies each MIX word should hold at least 64 values, but a most 100 values. This range allows MIX to be implemented as either a binary or decimal machine. This implies that any binary implementation would have to use 6 bit data bytes. However, the Microdata is an 8 bit machine. The Arithmetic-Logic Unit of the Microdata accepts 8 bit operands and produces an 8 bit result plus an high order carry to be used as a Link bit in multiple byte operations. If MIX was to be emulated with a 6 bit byte

Figure 3.4



then the following format would result, figure 3.5.

Figure 3.5

S	N	N	N	N	N	N	N
N	N	1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆
N	N	2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆
N	N	3 ₁	3 ₂	3 ₃	3 ₄	3 ₅	3 ₆
N	N	4 ₁	4 ₂	4 ₃	4 ₄	4 ₅	4 ₆
N	N	5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆

S - Sign Bit

N - Not used

Ki- ith bit of Kth
byte

This format complicates all arithmetic instructions in MIX. If this format is allowed, the existing Microdata hardware for doing arithmetic operations cannot be used as intended. Incrementing a two byte counter, a very common and usually very simple operation is now fairly involved. The hardware Link bit provided in the Microdata ALU cannot be used to indicate a carry, so firmware logic must be developed to handle the high order carry. Figure 3.6 shows one way of incrementing two 6 bit bytes on the Microdata ALU.

Figure 3.6

```

*   Assume P1 contains the 6 high order bits of the
    counter
*   And P2 contains the 6 low order bits of the
    counter
*   Also assume P1 and P2 are carried in the following
    form
*           00111111      High order 2 bits = zero
*           00222222
*           INC  2          Increment P2
*           TN   2,X'40'    Test for high order carry
*           JP   RTN        No high order carry so continue
*   High order carry has occurred
*           LT   X'3F'      Load mask into T register
*           AND  2,T        Clear carry from P2
*           INC  1          Increment P1
*   Now overflow is possible
*           TZ   1,X'40'    Test for overflow
*           JP   OVERFL      Overflow has occurred
*
*                               Return

```

Using the Microdata's ALU as intended a two byte (8 bit) counter can be incremented as shown in figure 3.7.

Figure 3.7

```

*   Assume P1 and P2 again contain the counter
*           INC  2          Increment low order 8 bits
*           ADD  1,L,C      Add Link bit to high order 8
                           bits, set condition flags
*           TZ   0,X'01"    Test for overflow
*           JP   OVERFL      Overflow has occurred
*
*                               Return

```

If the 6 bit format doubles the number of instructions required to increment a two byte counter, it should be clear that involved instructions such as Multiply, Divide, Add, Subtract, Shift, Char, and Num would be considerably longer as well. Recall also that MIX, being a sign plus magnitude machine already conflicts with the Microdata's ALU since it is a two's complement unit.

In light of these complications and the fact that the first attempt failed because the firmware became so involved and lengthy that it would not fit into 2K of AROM, an 8 bit data byte was adopted for the emulation of MIX. The format is shown in figure 3.8.

Figure 3.8

S	N	N	N	N	N	N	N
1 ₁	1 ₂	1 ₃	1 ₄	1 ₅	1 ₆	1 ₇	1 ₈
2 ₁	2 ₂	2 ₃	2 ₄	2 ₅	2 ₆	2 ₇	2 ₈
3 ₁	3 ₂	3 ₃	3 ₄	3 ₅	3 ₆	3 ₇	3 ₈
4 ₁	4 ₂	4 ₃	4 ₄	4 ₅	4 ₆	4 ₇	4 ₈
5 ₁	5 ₂	5 ₃	5 ₄	5 ₅	5 ₆	5 ₇	5 ₈

S - Sign Bit

N - Not used

K_i- ith bit of Kth
byte

This eight bit data byte called for the adoption of another character code. Knuth's code, a six bit code, could have been used, however, it was felt that since the teletype, line printer, and disk worked in ASCII, it would be more

advantageous to use than forcing Knuth's code onto these devices via firmware.

The remaining memory allocation problem concerned what to do with the 8,728 bytes of surplus Microdata memory. The two choices are obvious:

- A. Extend MIX memory by 1,454 words.
- B. Provide some sort of system support (temporary storage).

Solution A enhances the MIX machine from the users point of view. However the extra memory is not necessary since MIX is suppose to have only 4000 words of memory. In fact, if programs are to be written according to Knuth's rule "that no more than sixty-four values are ever assumed for a byte" (1). The largest memory location addressable is location 4095 ($2^6 - 1$). It would also seem that 4000 words of memory is more than enough for educational purposes. Thus adding more memory to the MIX machine offers no real advantage.

Solution B offers some advantages that are not obvious at first. All Input/Output in MIX takes place in concurrent mode. That is, an I/O operation is started via an In or Out instruction but a major portion of the I/O operation takes place while the user executes other instructions. Certain information must be available to the microprogram in order to carry out these block data transfers. However this information, memory address, and counters, must be stored somewhere besides the MIX registers available to the user.

This surplus memory provides an ideal, and in fact the only, place to temporarily store this type of information. A decision was also made in this second attempt, for reasons that will be discussed later, to keep MIX's Index registers in main memory instead of the secondary files. Thus with this type of privileged data in main memory it is necessary to have an area of core that the MIX user cannot use. If certain MIX memory locations were dedicated to the above functions then the MIX user could alter concurrent I/O operations as well as the contents of the Index registers. It was thought that this was both dangerous for beginning programmers and unnecessary.

Having adopted solution B one more question arose; where should MIX memory begin and where should the surplus memory reside? Three possible answers were considered, the two which follow are obvious:

- 1) The surplus resides at Microdata address 0000-8727 and MIX memory resides at 8728-35,728.
- 2) MIX memory resides at 0000-24,000 and the surplus at 24,001-35,728.

The third possibility, and the one which was chosen was to begin MIX memory at Microdata 0000 and then alternate one MIX word with two surplus bytes throughout Microdata memory. This did not effect the availability of the surplus memory but it did solve two problems previously discussed in this chapter. Figure 3.9 illustrates the above solution.

Figure 3.9

Microdata Address	MIX Address	
00000	00	sign byte
00001		1 st data byte
00010		2 nd data byte
00011		3 rd data byte
00100		4 th data byte
00101	01	5 th data byte
00110		Surplus
00111		Surplus
01000		sign byte
01001		1 st data byte
01010		2 nd data byte
01011		3 rd data byte
01100		4 th data byte
01101		5 th data byte
01110		Surplus
01111		Surplus
10000	02	sign byte
10001		1 st data byte
10010		2 nd data byte

Using this memory layout the addressing problems of the six byte per MIX word solution were solved. Each MIX word is six Microdata bytes long but now each MIX word begins on a Microdata address which is a multiple of eight. Thus conversion from MIX address to Microdata address can be accomplished by shifting the MIX address three places left. Conversion from Microdata address to MIX address involves shifting the Microdata address 3 places right. MIX word boundaries are also easy to sense. Any Microdata address ending in 000 is a word boundary. Surplus bytes are also easy to detect since their addresses all end in either 110 or 111.

In summary, the memory allocation problem was resolved by the following three policies:

1. One MIX word was to be composed of six Microdata bytes.
2. Each MIX byte was to contain 8 bits.
3. MIX memory would begin at Microdata address 0000 but each MIX word would be followed by two surplus data bytes.

It should be noted that these surplus data bytes are invisible to the MIX user. This interleaving of MIX words and surplus data bytes also allowed a minor extension of MIX memory from 4000 words to 4096 words. Some of these extra 96 words were dedicated for purposes not included in Knuth's specifications. For example, one word in high core is trapped to by the microprogram if an illegal address, opcode or I/O device is encountered. Two words are dedicated to each I/O device, one to store the device status byte upon completion of an I/O operation and one as a trap address in case of an I/O error on that device.

The second design decision concerned the mapping of MIX's registers into the hardware available on the Microdata 1600/30. The registers which were to be emulated along with their lengths' are reflected in figure 3.10. Figure 3.10 appears on the following page.

As noted in chapter II the Microdata provides a 30 register work area for the microprogrammer to use in emulating the registers of target machines. In the first attempt all MIX registers were kept in these 30 file registers, however, this left only one free work register. This constraint

Figure 3.10

A Register	Sign plus 5 bytes
X Register	Sign plus 5 bytes
Instruction Register	Sign plus 5 bytes
Instruction Counter	2 bytes
Jump Save Register	2 bytes
Index Register 1	Sign plus 2 bytes
Index Register 2	Sign plus 2 bytes
Index Register 3	Sign plus 2 bytes
Index Register 4	Sign plus 2 bytes
Index Register 5	Sign plus 2 bytes
Index Register 6	Sign plus 2 bytes
Overflow and Comparison	1 byte

resulted in rather strained firmware logic and in some cases MIX registers had to be read out to main memory temporarily to provide the necessary work space. The idea of storing some of MIX's registers in main memory had been considered, this was avoided in the first attempt since intuitively it would slow the MIX machine. In the second attempt this approach was again considered. It was decided that if simpler firmware logic would result from certain registers being stored in main memory then the speed gained through this simpler and therefore faster logic would make up for the time spent paging registers in and out of main memory. One should also note that the sum of the registers listed in figure 3.10 is 41 file registers. Thus there were more MIX register bytes to emulate than there were file registers.

Initially it was decided to place the X register and the Index registers in main memory and to page them as required into the secondary file. Nine file registers (1-9) were reserved in the secondary file to hold the registers that were currently paged-in. A page map was to designate which registers were in memory and which were in the secondary files as well as which MIX register was in which set of Microdata files. Using this set-up either the X register and one Index register or up to 3 Index registers could be in the secondary files at any given time. The X register could fit into two possible slots either

registers 1-6 or registers 3-9, and Index registers could fit into either registers 1-3, 4-6, or 7-9. This paging algorithm plus the other five MIX registers consumed a total of 29 registers leaving one register free.

Although this method did allow the emulation of all of MIX's registers and free work space could be created at almost any time by paging the registers in the secondary file out to memory, the overhead involved was considered very high. Instructions concerning the X registers were complicated since it would be in two positions. Index register routines were complicated, since they could be in any one of three places in the Secondary file. The accounting involved in keeping track of the current location of each MIX register file required three file registers and a considerable amount of AROM. Some sort of scheduling algorithm was also required to determine which register should be paged out in order to make room for the incoming register. It was thus decided that this strategy was too costly both in terms of firmware logic and file registers.

The paging concept was then amended to apply only to the Index registers, with only one Index register allowed in the file registers at any given time. The X register would reside permanently in the secondary files. This simplified the X register instructions considerably, as will be discussed later. The Index register instructions were also simplified since now there were only six different

Index registers instead of thirty-six. For example, there are six load Index instruction, one for each Index register. But all six are effectively represented by one Load Index routine since all the Index registers are loaded into the same place in the secondary file. This routine calls the paging routine to page in the required Index register and then loads this register with the proper contents. The same is true for the Load Index negative, Store Index, Jump On Index, Enter Index and Compare Index instructions. The accounting problem associated with the paging system was also simplified. The page map was now 3 bits long; these bits contained the number of the Index register currently rolled in from memory or the value zero if all the registers were currently rolled out. This ability to page all the Index registers out to memory provided an easy way to create free work files when the need arose. By allowing only one Index register in the Secondary files at any time, the need for a scheduling algorithm was eliminated. If Index register 1 is in the Secondary files and Index register 2 is required, either for indexing or by an Index instruction, Index register 1 must be paged out and then Index register 2 paged in.

The detailed flowchart of the paging mechanism, called the Index Register Supervisor can be seen in Chapter V and the microcode for the routine is found in Chapter VI.

Having solved the problem of too-many-MIX-registers-and-not-enough-files, the allocation of MIX registers to Microdata files was begun. The A register, the Instruction register and the Instruction Counter were assigned to the Primary file while the X register, Overflow and Comparison Indicators, Index registers, Index Map and Jump register were assigned to the Secondary file.

The Instruction Counter and Instruction register were again placed together to facilitate the fetch routine. The A register was placed in the same file with the Instruction register for the same reasons discussed in Chapter II, the main one being that the A register is the register most likely to be involved in the next instruction fetched. Although only one free work file remained in the Primary file, the three files in the Instruction Counter containing the Operation Code, the Index register and the sign of the Memory Address normally become available following the execution of the Instruction Decode Routine. These four free work areas in the Primary file are available in most cases.

The remaining MIX registers, the X register, the Home position for the Index registers, the Index Map, the Overflow and Comparison Indicators and the Jump Save register were grouped together out of necessity since the secondary file was the only place left to put them.

Figure 3.11 illustrates the file mapping that was finally selected. The A register was allocated Primary

Figure 3.11

		E T I I I Z N O						PSO	
A Register	sign	P1	sign	S1	X Register				
	1 st byte	P2	1 st byte	S2					
	2 ^{sd} byte	P3	2 ^{sd} byte	S3					
	3 rd byte	P4	3 rd byte	S4					
	4 th byte	P5	4 th byte	S5					
Free work Register	5 th byte	P6	5 th byte	S6	Overflow, Comp., & Index Map				
		P7	OLEG x iii	S7					
Instruction Register	sign	P8	sign	S8	Index Register i				
	A1 address-ho	P9	1 st byte	S9					
	A2 address-lo	P10	2 ^{sd} byte	S10					
	1 index spec.	P11		S11	Free work Registers				
	F field spec.	P12		S12					
Instruction Counter	C op code	P13		S13	Jump Register				
	1 st byte-ho	P14	1 st byte-ho	S14					
	2 ^{sd} byte-lo	P15	2 ^{sd} byte-lo	S15					

files P1, P2, P3, P4, P5, and P6. The X register was allocated the matching registers in the Secondary file. This allignment simplified the different A and X instructions in much the same way that paging simplified the Index instructions. The only difference between a Load A and a Load X instruction is the perodic selection of the Secondary files instead of the Primary files.

The Instruction register was placed in P8-P13 with P7 being the one free work file. This placed P7 next to the sign byte of the instruction address, which is one of the first files in the Instruction register to become free. The Instruction Counter was then assigned to P14 and P15, the remaining Primary files.

The Overflow and Comparison Indicators, a 4 bit register, and the Index Map, a 3 bit register, were combined into Secondary file S7. The Home position for the Index registers was assigned S8, S9, and S10. The Jump Save register was alligned with the Instruction Counter in S14 and S15. This left S11, S12, and S13 as free work registers.

It should be noted that eleven file registers can be freed after instruction decode if they are needed. P7, S11, S12, and S13 are always free. P8, P11, and P13 are free after instruction decode. S8, S9, S10 can be freed by paging the current Index register out to memory after the effective operand address has been computed. Finally, the

seven bits of S7 can be packed into S1 with the sign of the X register if necessary, freeing S7.

The mapping allowed simplified coding of Index instructions and of A and X instructions as well as ample work space and result in the successful emulation of the MIX 1009 computer.

Firmware Logic Design:

Having defined the MIX Machine in terms of the Microdata's hardware, firmware design could begin. First a general overview of the system was composed. The following is an explanation of the overview as presented in figure 3.12.

Start Routine:

- performed following cold start and prior to the execution of any MIX instructions;
- enables external interrupts;
- enables the real time clock;
- initializes the teletype;
- loads the Instruction Counter from a dedicated high core address.

Fetch Routine:

- fetches the next instruction into the Instruction register from the address contained in the Instruction Counter.

Addressing Routine:

- computes the effective operand address

Decode Routine:

- examines the Instruction Operation Code and transfers control to the corresponding firmware instruction module;

Instruction Modules:

- firmware routines that execute the individual MIX instructions;

Interrupt Handler:


- executed after the execution of the last instruction and prior to fetching the next instruction;
- acknowledges and handles external interrupts from I/O devices;
- acknowledges and handles internal interrupts from the real time clock and console pannel.

Subroutine Packet:

- Index register Supervisor:
handles the paging of MIX index registers.
- I/O Routines:
used by the Input/Output instructions as well as the interrupt handler.
- Error Routines:
handles user errors such as illegal addresses, illegal opcodes, illegal I/O device numbers, and I/O errors.

An attempt was made to keep the MIX emulator as modular as possible. This facilitated program development and debugging as well as simplifying the decode routine. The decode routine divides the MIX instruction set into seven groups. Each group representing a type of MIX instruction.

Figure 3.12 SYSTEM OVERVIEW



The seven groups are:

1. Opcodes 0-7 Arithmetic-Logic instructions
2. Opcodes 8-23 Load instructions
3. Opcodes 24-33 Store instructions
4. Opcodes 34-38 Input/Output instructions
5. Opcodes 39-47 Jump instructions
6. Opcodes 48-55 Enter and Increment instructions
7. Opcodes 56-63 Compare Instructions

The remainder of this Chapter has been devoted to a discussion of the major logic problems and their solutions encountered in microprogramming each of these modules.

Opcode 0-7 Arithmetic-Logic Instructions

The Arithmetic Logic instructions are composed of ten instructions. Four of these instructions are relatively straight-forward and nothing will be said here concerning these instructions. If more information is required about these routines, consult the corresponding flowcharts in Chapter V and microcode in Chapter VI. These four instructions are NOP, HLT, SHIFT, and MOVE.

The remaining six instructions are the various arithmetic operations, ADD, SUB, MUL, DIV, CHAR, and NUM. The first problem encountered in microprogramming these routines was that of representing sign plus magnitude arithmetic on a two's complement machine. This problem was also found when coding the increment immediate and decrement immediate

portions of opcodes 48-55 and in the Compare instructions, opcodes 56-63. The major difficulty involved adding or subtracting two sign plus magnitude numbers, since no hardware mechanism was available to;

- 1) determine the sign of the result;
- 2) determine if the result was in true form or two's complement form;
- 3) determine if overflow had occurred.

The Microdata's ALU does, of course, provide this type of hardware support, but only for two's complement arithmetic. Therefore, the existing negative result indicator and overflow indicator could not be used. The Microdata's negative result indicator is turned on when the high order bit of the result is a one, this high order bit being the sign bit in two's complement. However, in the case of MIX's sign plus magnitude format the presence of a one bit in the high order position indicates the presence of a large magnitude and says nothing about the sign of the number involved. The Microdata's overflow indicator is turned on "when the carry out of the high bit of the adder differs from the carry into it" (3). But for sign plus magnitude operations overflow occurs when the signs of the two operands are the same and the high order carry out of the address (i.e. the contents of the Link register) is a one.

When performing sign plus magnitude addition four cases arise, namely:

Case 1. $(+A) + (+B)$;

Case 2. $(-A) + (-B)$;

Case 3. $(+A) + (-B)$;

Case 4. $(-A) + (+B)$.

The following two rules were employed to perform sign plus magnitude addition using the Microdata's ALU.

Rule 1: If the signs of the operands are the same, case 1 and 2, then add the magnitudes together, giving the result the sign of A. Overflow has occurred if the Microdata's Link register contains a one.

Rule 2: If the signs of the two operands are different, cases 3 and 4, then the two's complement of B is formed, the addition occurs, and the Link register is examined. If the Link register contains a one the result is in true form and the sign of the result is the sign of A. But if the Link register contains a zero, then the magnitude of the result must be two's complement and the sign is the complement of the sign of A, (or simply the sign of B).

This algorithm for sign plus magnitude addition also works for sign plus magnitude subtraction with one modification, namely the sign of B must first be complemented

then the addition algorithm can be employed, figure 3.13.

Figure 3.13

$$(+A) - (-B) = (+A) + (+B) \quad \text{Case 1}$$

$$(-A) - (+B) = (-A) + (-B) \quad \text{Case 2}$$

$$(+A) - (+B) = (+A) + (-B) \quad \text{Case 3}$$


$$(-A) - (-B) = (-A) + (+B) \quad \text{Case 4}$$

The flowchart of the algorithm for two's complement addition and subtraction on the Microdata 1600/30 appears on the following page in figure 3.14.

In the actual microprogramming of this algorithm one major inefficiency was discovered. In figure 3.14, Box 14.1 and Box 14.2 represent the bulk of the required microcode. Since they involve multiple byte addition or subtraction operations they are quite long. The other unlabeled flow-chart symbol's are represented in microcode by two or three instructions. However, the subtract section, Box 14.1, is identical to the add section, Box 14.2 with the exception that all add instructions (opcode 8) are replaced by two's complement subtract instructions (opcode 9). To avoid this repetition of code figure 3.14 was modified to take advantage of the Microdata's U register. The microprogrammer can select the U register, an eight bit register, to be ORed into the high order eight bits of the next instruction. For example, the instruction in figure 3.15 adds the contents of the T register to Primary file 6 if the U register contains

Figure 3.14

$$(\pm A) \pm (\pm B)$$



X'00'. However, it forms the two's complement difference of Primary file 6 and the T register ($P6 \leftarrow P6 - T$) if the U register contains X'10'.

Figure 3.15

ADD 6,T,(S) or U with X'86' and execute


- * ADD \Rightarrow opcode 8 = X'8' V X'0'
- * SUBTRACT \Rightarrow opcode 9 = X'8' V X'1'

Figure 3.16 gives the revised general logic flow used in performing MIX sign plus magnitude addition and subtraction.

The next problem encountered in microprogramming the Arithmetic operators was that of performing two's complement multiplication and division. The Microdata's ALU does not have a multiply or divide function available. However, multiplication and division are actually easier in sign plus magnitude format than in two's complement format. After the mechanism for testing overflow and negative results were developed for the add and subtract algorithm. The multiplication routine used a typical shift and add algorithm while the division employed one of the non-restoring techniques. These algorithms are common and are not discussed in this chapter. Detailed flowcharts and the corresponding microprograms can be found in Chapters V and VI.

The remaining two Arithmetic Operators NUM and CHAR proved to be the most difficult of the Arithmetic-Logic instructions. The MIX instruction NUM takes the ten digit


Figure 3.16



decimal number is ASCII code loaded in the A and X registers and converts them into the corresponding binary number, placing the result in the A register. It is assumed that these ten characters are numeric and not alpha-numeric. CHAR provides the opposite function. It takes the 40 bit binary number in the A register and converts it into the equivalent decimal number, encoded in ASCII.

The NUM routine works by stripping the four high order zone bits off of each ASCII character. This leaves a ten digit Binary Coded Decimal number which was then expanded according to figure 3.17.

Figure 3.17



As noted above two special multiply routines were written to perform this expansion. One multiplied a three byte operand by 10 and the other multiplied a five byte operand by 10. This was done to speed up the execution of this instruction. Figure 3.18 points out that multiplying a number X by 10 is straight forward.

Figure 3.18

$$X * 10 = (X * 5) * 2 = (X * 2^2 + X) * 2$$

The CHAR routine is essentially a reversal of the NUM algorithm operand, initially the 40 bit contents of the A register is divided by 10. The remainder after the division was ORed with hexadecimal X'BO' to produce the corresponding ASCII character. This division occurred ten times constructing the ten digit decimal number from right to left.

Opcodes 8-23 Load instructions and

Opcodes 24-33 Store instructions:

The microprogramming of the Load instructions and the Store instructions was greatly facilitated by the way MIX hardware was emulated on the Microdata. No logic problems were encountered in programming these routines. However, it is interesting to note the difference in AROM utilization on these routines between this attempt and the first attempt. The Load routine for the first attempt, which handled all 16 Load commands took a total of 166 microinstructions. However, by reorganizing memory and file allocations the Load routine in the second attempt took only 86 instructions. In fact the number of microinstructions required to code the Load routine and the Store routine, 26 MIX instructions, totaled only 136 words of AROM. Details of these routines can be found in Chapters V and VI.

Opcodes 39-63 Jump Instructions Enter and Increment Instructions and Compare Instructions

The only major problem encountered with these instructions was the problem previously discussed concerning sign ~~plus-magnitude~~ addition and subtraction. After this problem was solved these routines proved trivial. Chapters V and VI contain details in these instructions.

Opcodes 34-38 Input/Output Instructions and the Interrupt Handler

The MIX I/O routines are by far the most involved in the MIX emulator. MIX is designed so that the user need not worry about details of Input/Output. All MIX Input/Output occurs in concurrent mode; the user initiates the operation and then is free to perform other work. At some later time the user checks if the operation has completed via a Jump Busy (J-Bus) or a Jump Ready (J-Red) instruction. Figure 3.19 gives the complete table of MIX Input/Output equipment, all of which is optional. (1).

Figure 3.19

<u>Unit number</u>	<u>Peripheral Device</u>	<u>Record Size</u>
t	tape unit no. t ($0 \leq t \leq 7$)	100 words
d	disk or drum unit no. d ($8 \leq d \leq 15$)	100 words
16	Card Reader	16 words
17	Card Punch	16 words
18	Printer	24 words
19	typewriter and paper tape	14 words

Each device has an associated fixed length record size. Transfers to and from the magnetic units involve full MIX words, sign and five bytes. Input or Output to the other devices is by character code, thus on Input signs are set to zero, and on Output signs are ignored.

The format of the Input/Output instructions is a little different from the rest of the MIX instruction repertoire. The opcode is, of course, used to indicate which I/O instruction the user wishes to execute. The F-field is used to denote which device is to be activated, and the memory address, which may be indexed, points to the first word of the buffer area to be used. The length of this buffer area is determined by the device chosen, (F-field) and by Figure 3.19.

Emulation of MIX I/O instructions was difficult because all the work associated with Input/Output must be performed by the microprogram. The MIX user provides the emulator with three parameters; (1) the direction of transfer, (2) the device number, and (3) the buffer address. After this presentation of parameters the microprogram is responsible for the remainder of the operation. The problem of writing these device handlers was complicated by the way the Microdata 1600/30 devices work. Of the MIX devices described in figure 3.19 the following were implemented.

Figure 3.20

Unit Number	Peripheral Device	Record Size
14	Disk Drive	32 words
15	Disk Drive	32 words
16	Card Reader	16 words
18	Printer	24 words
19	typewriter and paper tape	14 words

Due to differences in the peripheral controllers, these four devices employ three different types of Input/Output. The card reader and printer work in concurrent interrupt mode. In this mode the device controller generates a concurrent I/O request (interrupt) each time it is ready to perform a data transfer. Each data transfer involves sending or receiving a single byte of information. The typewriter and paper tape (teletype) work in byte mode. This mode of Input/Output is the simplest of all I/O schemes. No interrupts are available in byte mode operations. The microprogram must repeatedly sample the teletype controller status byte and test if the controller is ready to transfer a byte of data. When the controller is finally ready, a single byte of data can be transmitted either to or from the teletype. The disks employ a mode resembling the I/O described for MIX. A Direct Memory Access (DMA) port is used by the disk controller to handle disk I/O. This port provides a direct path between main memory and the specified disk drive.

Therefore, no microprogram intervention is required once the operation has been initiated. The microprogram starts a disk operation by sending four parameters to the disk controller as follows:

- (1) Device Address;
- (2) Section Address;
- (3) Starting Memory Buffer Address;
- (4) Ending Memory Buffer Address.

Once this information is received the transfer takes place automatically.

The remainder of the Chapter is divided into three sections. Section one presents the card reader and printer handlers. Section two explains the teletype handler and section three deals with the disk handler.

Card Reader and Printer

Three major problems were encountered in writing the I/O handlers for the card reader and printer. The first problem was to develop a scheme to perform block transfers. This can be accomplished by setting a counter equal to the number of bytes to be transferred and saving the address of the buffer area. Then when a concurrent request is recognized the microprogram adjusts the counter and the memory address and performs the transfer. However, if the I/O is to be concurrent, the user must be allowed to execute MIX instructions between data transfers. This implies that

the concurrent counter and buffer address cannot be saved in the file registers, since some MIX instructions use all of the files in the course of their execution. Thus these concurrent I/O values were stored in dedicated surplus memory bytes. As a result these counters are invisible to the MIX user.

As shown in figure 3.21, the execution of an In command to the card reader or an Out command to the printer occurs in three steps. First the status of the unit involved is polled to see if the controller is currently performing an I/O operation. If the unit is busy then the microprogram loops through the interrupt subroutine until the unit is ready. At this point a command is issued to the device controller to arm the concurrent interrupts and to begin an I/O operation. The concurrent count is then assigned its proper value, either 80 for the card reader or 120 for the printer, and this value along with the instruction memory address, files P9 and P10 are read out to the corresponding dedicated memory locations.

Recall from figure 3.12 that the interrupt routine is executed immediately prior to fetching the next MIX instruction. It is this routine that actually performs the data transfers once a concurrent operation has begun on the card reader or printer. Figure 3.22 illustrates the handling of concurrent interrupts by the interrupt subroutine. If a concurrent request has occurred, the request is acknowledged

Figure 3.21
Concurrent I/O Initiation





Figure 3.22




and the requesting device responds by supplying its device address. The interrupt routine examines this device address to determine which device is requesting service. Once this has been determined the devices concurrent values are fetched from main memory. These counters are adjusted and the specified transfer occurs. The concurrent counter is then tested if it is still positive the counters are written back out to main memory. However, if the counter is zero or negative the interrupting device is disabled and interrupts for this device are disarmed.

The second problem in designing the concurrent I/O routines concerned the card reader's character code. The card reader uses the EBCDIC character code while the other devices use ASCII. Therefore, translation from EBCDIC to ASCII must occur before a card image can, for example, be listed on the printer. This conversion involves a simple table look up. The high order two bits of the incoming EBCDIC character are masked off and the low order bits are then used as an index into the ASCII table to retrieve the corresponding character. Since MIX provides no logical operators this masking operation is rather involved if the MIX user must perform the conversion. Therefore, the EBCDIC to ASCII conversion was performed in the microprogram. This was rather expensive in terms of AROM utilization. There are 64 characters in the ASCII code. However 128 AROM locations were required to hold the table. This resulted from

the lack of a microinstruction of the form;

Figure 3.23



Load the specified file register with the contents of the given address.

The only Load instructions are Load Immediate instructions, where the literal in the low order 8 bits of the instruction are loaded into the specified register. As a result each entry in the ASCII table was composed of two microcommands. The first was a Load immediate instruction, the second was a Jump instruction. The microprogram that converts from EBCDIC to ASCII works as follows:

1. AND off the high order two bits of the EBCDIC character;
2. Shift the remaining 6 bits one place left;
3. Move the register containing these bits to the L register (This creates a multiply way branch, for now the low order 8 bits of the microlocation counter have been altered).
4. A branch to the ASCII table occurs where the correct ASCII character is loaded into a predetermined file register;

5. A Jump back to the card reader routine occurs;
6. At this point the conversion process has been accomplished.

The third problem encountered also concerned the card reader. The Microdata 1600/30 and the card reader controller were designed to recognize certain error conditions such as, pick failure, hopper empty, and illegal Hollerith Codes. When such an error is detected an external interrupt is generated. However, MIX does not specify how these interrupts should be handled. Therefore, two high core MIX words were dedicated to the card reader to allow the user to handle these I/O errors. If an external interrupt from the card reader is encountered the interrupts routine stores the card reader status byte and the contents of the MIX location counter in one of these dedicated locations and then loads the MIX location counter with the address of the other dedicated location. Thus the next instruction will be fetched from this interrupt address. If the user wishes to halt anytime a card reader error occurs, he simply loads this location, prior to run time with a MIX Halt instruction. If the user wants to handle the error, then a Jump instruction should be placed at this location which will cause control to be transferred to the user's error routines. Following the execution of the error routine, the user can load the old contents of the MIX Location Counter into the address portion of a MIX Jump instruction

and jump back to section of MIX code being executed when the error occurred.

Typewriter and Paper Tape

The typewriter and paper tape station available on the Microdata 1600/30 is a 10 baud full duplex teletype. This device works in byte mode and no interrupts are set by the controller. This presented several problems. First, if teletype Input/Output was to be performed concurrently with the execution of MIX instructions the interrupt routine must handle all but the I/O initialization. However, since no data ready interrupts were available, some other mechanism had to be developed to time data transmissions due to the slowness of the teletype. The teletype could be polled on each execution of the interrupt routine, however, this routine is executed approximately once every 40 microseconds and the teletype transmits only 10 characters per second. Thus polling each time the interrupt routine was entered seemed somewhat extreme. The only other timing device available was the Microdata real time clock. This hardware clock generates an internal interrupt once every millisecond. This is still 100 times faster than the teletype; however, it was an improvement over a few cycle times. This interrupt scheme along with four dedicated bytes of surplus memory solved the teletype problem. Three of these dedicated bytes were used to provide the memory buffer address (16 bits) and the byte counter, as with the

card reader and printer. The fourth byte was used as an internal MIX status byte for the teletype. One bit of this byte was labeled the "controller ready bit". If this bit was a one the device was ready to begin an I/O operation. If this bit was zero then the teletype was still involved in an I/O operation started previously. This bit was used both in the In and Out routines as well as in the interrupt routine. The In and Out routines loop through the interrupt routine until this bit becomes a one. The interrupt routine tests this bit upon receiving a real time clock interrupt. If this bit is one then the teletype routine is skipped. If it is a zero an attempt is made to transfer a byte of data.


Four other bits of this internal MIX status bytes were assigned functions also. One bit was dedicated as an input flag and one as an output flag. This was necessary in order to determine which operation was to be performed.

One bit was used to remember when to send a line feed. In case of either teletype Input or Output, once 14 words have been transmitted a carriage return and line feed must be sent. The interrupt routine recognizes the need to send a carriage return when the counter goes to zero. Upon sending the carriage return the line feed flag is set to 1. The next time the teletype is polled, the interrupt routine finds the counter zero and the line feed flag turned on. The interrupt routine then sends a line feed and resets the internal

status controller ready bit to a one.

The other dedicated bit in the internal status bit of the teletype is used to reflect input characters back to the typewriter (teletype is full duplex). When in Input mode, the interrupt routine must receive characters from the keyboard and then send this character back to the printing ball, so the characters being input will be written on the teletype paper. However, this reflection cannot be done immediately. The reflection must occur the next time the teletype is ready to receive data. Thus when a character is input from the keyboard, the interrupt routine receives the byte and stores it in the location specified by the memory address counter. However, the memory address counter and byte counter are not updated at this time. The interrupt routine turns the input bit off and turns on the reflection and output bits. The next time the teletype is ready the interrupt routine finds the output bit on so the data byte pointed to by the memory address counter is output and the counters are adjusted and read back to memory. The interrupt routine then tests to see if the reflection flag is on. If it is not, the interrupt routine leaves the teletype handler and proceeds to find other interrupts. But if the reflection flag is on, the interrupt routine turns this bit and the output bit off and turns the input bit on. Figure 3.24 illustrates the format if the teletype internal status byte.

Figure 3.24



Figures 3.25 and 3.26 present a general flowchart of the teletype internal status byte.

At this point a word concerning Input/Output timing seems appropriate. What quarentee is there that the interrupt routine will process I/O interrupts fast enough to avoid losing any information? This problem is most serious on the card reader since it is faster than the teletype. If there exist a MIX instruction whose execution time is longer than the time between card reader interrupts, then it is possible to miss information, for example, the routine might only receive every other byte. The printer is faster than the card reader, but once the printer is ready to receive a data byte, it will stay ready as long as no outside intervention occurs. However, when the card reader interrupts to request a transfer, this interrupt must be answered within a certain time frame or else the next byte of information will

Figure 3.25

Teletype In and Out Instructions





Figure 3.26



arrive, overlaping the previous byte.

To show that the microroutine is fast enough to handle the card reader, the longest possible MIX instruction cycle time must be shown to be shorter than the shortest possible interval between data signals. Figure 3.27 shows how an upper bound on the longest path through the MIX emulation can be found.

Figure 3.27

1. Execution of the fetch routine requires 44 clock pules (200 nanosecond pulses).
2. The memory address and decode routines contain no loops and the total number of instructions involved in both routines is 127. This includes all possible paths.
3. The interrupt routine is 215 instructions long. Note: Card reader interrupts are handled first by this routine.
4. The longest MIX instruction is the Char instruction which is 116 commands long, some sections of which are executed 10 times.
5. An upper bound on the worst case is thus

$$44 + 127 + 215 + 116 * 10 = 1546 \text{ clock pulses.}$$

The data signal from the card reader lasts, in the worst case (allowing for skewness and taking only the highest light signal), at least .5 milliseconds or 500,000 nanoseconds



$(.5 * 10^{-3} = 500,000 * 10^{-9})$. One clock pulse occurs every 200 nanoseconds on the Microdata, so each data signal lasts 2,500 clock pulses, safely more than the 1544 required.

Disks

The disk drivers were the simplest I/O handlers written due to the hardware available on the Microdata. However, several problems were encountered. Knuth specified that each disk record should consist of 100 MIX words. This works out to 800 Microdata bytes. However, the smallest addressable block on the Microdata disk is 256 bytes long. Thus to accommodate 800 bytes, three full sectors plus 32 bytes of a fourth sector are required. This wastes the remaining 224 bytes of the fourth sector. The disk record size was therefore made to be variable in length, with the hope that MIX users would use records sizes that are multiples of 32 MIX words. The length of the disk record in MIX words to be read or written is placed in bytes 2 and 3 of the X register.

The X register is also used to select the beginning sector address, (bytes 4 and 5); however, the MIX user must use the Microdata's scheme for addressing different sectors of the disk. Figure 3.28 gives the addressing format as well as the format of the X register. Figure 3.28 appears on the following page.

Figure 3.28



0 - removable
1 - fixed


0 - 202

0 - Top
1 - Bottom

0 - 23

The other problem encountered concerned the IOC instructions when this instruction is executed with the disk as the selected device, the disk read/write heads are to be positioned to the cylinder address found in the X register. This is not possible on the Microdata since once the Seek command is given the heads are positioned and the I/O must follow immediately. Figure 3.29 gives a general overview of the disk operation.

Figure 3.29



IV. USER'S GUIDE

This Chapter provides a user's guide for the MIX 1009 machine as emulated on the Microdata 1600/30. Two sections are presented; the first explains the functions of the system console as they pertain to the MIX 1009 machine. For more information on the 1600/30 console see Microdata (3); the second section explains the ten dedicated MIX memory locations.

System Console

Figure 4.1 presents a frontal view of the Microdata 1600/30 console. This console provides the user with the hardware to cold start the MIX machine and to execute and debug MIX programs.


1. Key-Lock Switch

This switch can be turned to one of three positions. The key-lock switch should be set to the ON position when using the MIX 1009 machine. This supplies power to the CPU and enables the PANEL mode switch.

2. Machine State Control Switches

This group of five momentary contact switches are activated when pressed down. Each switch is described below:

Figure 4.1 (2)
1600/30 System Console



A. RESET Switch

When pressed this switch clears and halts the CPU. It is used only during COLD START (Refer to MIX COLD START Procedure).

B. CLOCK Switch

When the CPU is the RUN state, pressing the CLOCK switch forces the CPU to halt after executing the current microcommand. When the CPU is in the HALT state, pressing the CLOCK Switch forces the CPU to fetch and execute the next microcommand and then halt.

C. INT Switch

When the INT switch is pressed, a console interrupt is recognized by the MIX 1009 machine. This invokes the MIX initialization sequence (Refer to MIX COLD START Procedure).

D. STEP Switch

Pressing the STEP switch forces the MIX processor to execute the next MIX instruction and HALT. When the HALT occurs the M display may be selected and the address of the next MIX instruction, in binary will appear on the 16 data lights.

E. RUN Switch

Pressing the RUN switch places the CPU in the RUN state. The CPU remains in this state until a

halt instruction is executed or until the CLOCK, STEP, INT or RESET switch is pressed.

3. PANEL MODE Switch

When the key-lock switch is in the ON position and the PANEL MODE switch is in the UP position the MIX processor will execute MIX instructions when placed in the RUN state. When the key-lock switches in the ON position and the PANEL MODE switch is in the DOWN position most of the MIX registers can be displayed and modified via the DATA switches and the CLOCK switch.

4. Machine State Indicator Lights

When the RUN indicator is lit the CPU is in the RUN state. When the HALT indicator is lit the CPU is in the HALT state.

5. Panel STATUS Indicator Lights

When the key-lock switch is set to LOCK, the LOCK indicator comes on. When the key-lock switch is set to On and the PANEL MODE switch is down, the PANEL light comes on.

6. DATA Switches

When the PANEL INDICATOR is off, all 16 DATA switches should be in the UP position. When the PANEL INDICATOR is on the 16, DATA switches can be used to display and modify most of the MIX registers. The DATA switches are numbered from 0 to 15, starting from the RIGHT. A binary 1 is indicated when a DATA switch is

down, a binary zero is indicated when the switch is up.

7. Address Stop Indicator

This indicator is not used by the MIX 1009 machine.

8. Scan Indicator

This indicator is not used by the MIX 1009 machine.

9. SENSE Switches

These four switches are used by the MIX 1009 machine during COLD START and BOOTSTRAP operations.

10. DATA Display

The 16 DATA display lights allow the MIX user to view, in binary, the address of the next MIX instruction or the current contents of a selected MIX register. A binary 1 is indicated when a data light is on, a binary 0 if the light is off.

11. DISPLAY SELECT Push Buttons

These push buttons select the source of the data displayed on the 16 DATA display indicators. The L and C push buttons are not used on the MIX machine.

M-Core Memory Address

This button is depressed when the MIX user is executing a program via the STEP switch. When the M button is selected and the STEP switch is depressed the address of the next MIX instruction will appear, in binary, on the DATA display indicators.

D-DATA

The D push button is selected when the MIX user is examining and /or changing the contents of MIX registers via the PANEL, DATA, and CLOCK switches.

12.. AROM Control Switches

~~The LINK CONTROL switch~~, MANUAL OPERATION switch and CONTROL MODE switch control the operating environment of the Alterable Control Memory (ACM). All three switches should be DOWN for proper operation of the MIX 1009 machine.

13. COLD START Button

The disk controller allows the Microdata 1600/30 to cold start from a loader program stored on a disk drive. Pressing the COLD START Button causes the first 256 bytes of the removable platten on drive 0 to be loaded into the first 256 bytes of core memory.

MIX Console Procedures

The MIX user has available five major Console Procedures. The MIX user can COLD START the MIX 1009 computer, BOOTSTRAP an object program into memory, STEP through MIX programs one instruction at a time, DISPLAY most MIX registers, and MODIFY most MIX registers. The following is a detailed discussion of each procedure.

MIX COLD START Procedure

The microprogram that defines the MIX 1009 program on the Microdata 1600/30 resides in the Microdata's Alterable Control Memory. This ACM is a volatile memory, the contents of which are filled with binary ones each time the AROM CONTROL MODE switch is placed in the UP position. Each time this occurs and before a MIX program can be loaded the MIX emulator must be reloaded into the AROM. This procedure is called a MIX COLD START. The COLD START hardware and loader program are the same as the ones used to perform initial program loads for the operating systems on the Microdata 1600/30. Pressing the COLD START Button causes the first sector (256 bytes) of the removable disk of drive zero to be loaded into the low 256 bytes of memory. Pressing the RUN switch causes this loader program to begin execution. This program can load any of four systems. The user specifies which system is to be loaded by setting the system CONSOLE SENSE switches. To specify the MIX emulator, SENSE switches 4 and 3 should be UP and SENSE Switches 2 and 1 should be DOWN. The COLD START load routine, upon testing these switches, will read into memory the AROM Load Program and the MIX emulator and jump to the beginning of the AROM Load Program. The AROM Load Program then loads the AROM with the MIX emulator.

The AROM Load Program will inform the user of any errors that occur during transmission. When the AROM has been successfully loaded the CPU will halt. Then, when the RUN switch is pressed the MIX 1009 computer will begin executing MIX instructions. The MIX COLD START Procedure is-as-follows:

1. Turn the Key-Lock switch to the On position;
2. Set the DATA switches and the PANEL MODE switch UP;
3. Set the AROM CONTROL switches DOWN;
4. Flip SENSE Switches 3 and 4 UP, and SENSE switches 1 and 2 DOWN;
5. Press the CLOCK SWITCH;
6. Press the RESET switch;
7. Press the COLD START Button;
8. Press the RUN switch.

If an AROM load error occurs the user can attempt a reload as follows;

9. Set SENSE switches 2, 3, and 4 UP. Set SENSE switch 1 DOWN;
10. Press the RUN switch;

If an AROM load error does not occur or occurs but the user wishes to ignore the error, then:

9. Set SENSE switches 1, 3, and 4 UP; set SENSE switch 2 DOWN;
10. Press the RUN switch.

BOOT STRAP Procedures

The BOOTSTRAP procedure allows the MIX user to load the first MIX program into memory, after the MIX emulator has been loaded. The BOOTSTRAP Procedure is emulations's implementation of Knuth's GO button. When Knuth's GO button is pressed, a single card is read from the card reader into MIX locations 0000-000F. When the card reader is no longer busy, the MIX computer begins executing the program just read from this card starting at location 0000. The BOOTSTRAP Procedure corresponding to Knuth's GO button is as follows:

1. COLD START the MIX 1009 computer;
2. Place the load program card in the card
reader and ready the card reader;
3. Set SENSE switch 4 DOWN and the other SENSE
switches UP;
4. Press the INT switch;
5. Press the RUN switch.

STEP Procedure

The STEP Procedure may be invoked at any time the user wishes to execute a single MIX instruction at a time. This procedure is as follows:

1. PRESS the M DISPLAY SELECT push button;
2. Press the STEP Switch.

Each time the STEP switch is pressed one MIX instruction is executed and the address of the next MIX instruction to be executed will be displayed in binary on the DATA DISPLAY INDICATORS. The user should note the I/O instructions will not work correctly if they are executed by pressing the STEP switch, since the I/O devices work separately from the CPU.

DISPLAY MIX Registers Procedures

It is possible for the MIX user to display most of the MIX registers whenever the MIX 1009 computer is halted, (i.e. when the HALT Machine Indicator Light is ON). The MIX A, X, J. Instruction Counter, Overflow Toggle and Comparison Indicator can be displayed one byte at a time whenever the HALT light is on. However only one Index register is available for display at any given time. The MIX registers emulated in the Microdata's 30 general purpose registers as shown in figure 4.2. These 30 general purpose registers are divided into two files, the Primary files P1-P15 and the Secondary files S1-S15. Only one set of files may be addressed at any one time. When the STEP switch is pressed, the Primary files are selected and any byte of the A register or of the Instruction Counter can be displayed. If information in the Secondary files is to be displayed the Secondary file must first be selected. Once this has been done, any byte in the Secondary files, S1-S15, can be displayed. If

Figure 4.2

		E T $\overset{I}{0}$ $\overset{I}{0}$ Z N O				PSO	
A Register	sign	P1	sign	S1	X Register		
	1 st byte	P2	1 st byte	S2			
	2 nd byte	P3	2 nd byte	S3			
	3 rd byte	P4	3 rd byte	S4			
	4 th byte	P5	4 th byte	S5			
	5 th byte	P6	5 th byte	S6			
Free work Register		P7	OLEG x iii	S7	Overflow, Comp., & Index Map		
Instruction Register	sign	P8	sign	S8	Index Register i		
	A1 address-ho	P9	1 st byte	S9			
	A2 address-lo	P10	2 ^{sd} byte	S10			
	I index spec.	P11		S11	Free work Registers		
	F field spec.	P12		S12			
	C opcode	P13		S13			
Instruction Counter	1 st byte-ho	P14	1 st byte-ho	S14	Jump Register		
	2 nd byte-lo	P15	2 ^{sd} byte-lo	S15			

the user wishes to check again some information in the Primary files, the Primary files must first be selected since the Secondary files are currently the ones available for display. The procedures for displaying information, and selecting the Secondary and Primary file follow:

Select Secondary Files Procedure

1. Load the following bit pattern into the DATA switches: 0001 0000 1000 0000 (1080_{16})
2. Set the PANEL MODE switch to the DOWN position;
3. Press the CLOCK switch.

Select Primary Files Procedure:

Note: The Primary files are automatically selected when the STEP switch is pressed. This procedure need be invokled only when the user has pressed the STEP switch and then performed the Select Secondary Files Procedure and now wishes to select the Primary files once again.

1. Load the following bit pattern into the DATA switches: 0001 0000 0100 0000 (1040_{16});
2. Set the PANEL MODE switch to the DOWN position;
3. Press the CLOCK switch.

Display Primary File Register

1. Select Primary files either by pressing the STEP switch or by performing the Select Primary Files Pro.;

2. Press the D DISPLAY SELECT Push button;
3. Set the PANEL MODE Switch to the DOWN position;
4. Load the following bit pattern into the DATA switches 1100 XXXX 0000 0000 ($CX00_{16}$) where XXXX is the binary equivalent of the file number to be displayed. For example to display P11 enter 1100 1011 0000 0000 ($CB00_{16}$).
5. Press the CLOCK switch.

The contents of the file register selected will appear on the eight right hand DATA DISPLAY lights.

Display Secondary File Register Procedures

This procedure is the same as the Display Primary File Register Procedure, only in Step 1 the Secondary files must be selected instead of the Primary files.

Note from figure 4.2 that Secondary file registers S8, S9, S10 are dedicated to Index register i. This is the only one of the six MIX Index registers that can be displayed. The user can determine which of the six Index registers is occupying these locations by examining the low order three bits of Secondary file register S7.

Modify MIX Registers Procedures

MIX registers can be modified one byte at a time. The procedure is similar to the Display Procedures. The Procedure is as follows;

1. Determine from figure 4.2 the location of the MIX register to be modified.
2. Using the Select Files Procedure select the proper set of file registers.
3. If required the user may now display the contents of the chosen MIX register;
4. Set the PANEL MODE switch DOWN;
5. Enter the following bit pattern into the DATA switches: 0010 XXXX YYYY YYYY, where XXXX is the binary equivalent of the file number to be loaded, and YYYY YYYY is the 8 bit binary value to be loaded. For example, to load file 3 with a decimal 18 set the DATA switches to 0010 0011 0001 0010.
6. Press the CLOCK Switch.
7. The user may now display the new contents, change them again, or change some other register.

Note: After Displaying or Modifying registers the user must raise the PANEL MODE switch before pressing the STEP 62 RUN switch. The user need not select the Primary files before

executing the next instruction, as the MIX emulator will reset the CPU to the Primary files upon leaving the STEP Sequence.

Dedicated MIX Memory Locations

The last ten words of MIX memory have been dedicated to specific functions of the MIX machine figure 4.3 and the description that follows explains these functions.

Note: MIX users should never use the last 18 locations of memory as buffer area for disk operations as certain values which are transparent to the user would be destroyed if the disk were allowed to input data to this area.

MIX Words OFF6-OFF7

Illegal address, Illegal Opcode, Illegal Device,
Trap Locations

An attempt by the MIX user to execute an instruction containing an illegal address, opcode, or device number, invokes the MIX User Abort Sequence. This sequence causes the execution of the following two steps:

1. The current contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF 7.

Note: The address of the illegal instruction is the contents of the Instruction Counter minus one.

Figure 4.3

MIX Address

Hexidecimal	Decimal	Format	Function
OFF6	4086		Abort Instruction
OFF7	4087		Abort Return Address
OFF8	4088		Hopper Empty Instruction
OFF9	4089		Hopper Empty Return Address
OFFA	4090		Card Reader Error Instruction
OFFB	4091		Card Reader Error Return Address
OFFC	4092		Disk Error Instruction
OFFD	4093		Disk Error Return Address
OFFE	4094		P - Printer Status C - Card Reader Status MD - Major Disk Status DD - Diagnostic Disk Status
OFFF	4095		L1 - MSB L2 - LSB C1 - MSB C2 - C3 - LSB <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> } of Load Address } of MIX Clock </div>

2. The Instruction Counter is loaded with OFF 6 and execution continues, beginning with the instruction found at OFF 6.

To use this facility the user should load MIX location OFF 8 with either a Halt instruction or a Jump instruction. If the Halt instruction is used the MIX processor will halt when an illegal instruction is used. The MIX processor will halt when an illegal instruction is encountered.

However, the user may wish to write his own routine to handle illegal instructions, for example, a core dump routine:

In which case OFF 6 would contain a Jump to this routine.

The user can also choose to continue processing by jumping to the address found in the (1:2) field of location OFF 7.

MIX WORDS OFF8 - OFFD

Card Reader Trap Locations

A. Hopper Empty Trap Location

An attempt to execute an IN instruction directed to the cardreader when the hopper of the card reader is empty invokes the Hopper Empty Trap Sequence. This sequence causes the execution of the following two steps:

1. The contents of the MIX instruction Counter are written into the (1:2) field of MIX word OFF 9.

Note: This is the instruction immediately following the interrupting IN instruction. The IN instruction has not been executed

2. The Instruction Counter is loaded with OFF8, and execution continues, beginning with the instruction found at OFF8.

B. Illegal Character Code or Mechanical Failure
Trap Location

Failure of the card reader to recognize a character punched on the card currently being read or failure to correctly pick the next card invokes the Illegal Character Code or Mechanical Failure Trap Sequence. This sequence causes the execution of the following three steps:

1. The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFF B.

Note: This is the next instruction to be executed.

2. The card reader status byte is stored in the (3:3) field of MIX word OFF E.
3. The Instruction Counter is loaded with OFF A, and execution continues, beginning with the instruction found at OFF8.

MIX Words OFFC - OFFD

Disk Trap Locations

If a disk error is sensed by the disk controller, the Disk Trap Sequence is invoked. This sequence occurs in three steps.

1. The contents of the MIX Instruction Counter are written into the (1:2) field of MIX word OFFD.

Note: This is the next instruction to be executed.

2. The Disk Major Status is written into the (5:5) field of MIX word OFFE. The Disk Diagnostic Status is written into the (4:4) field of MIX word OFFE.

3. The Instruction Counter is loaded with OFFC, and execution continues.


MIX Word OFFE

MIX I/O Status word

Following the completion of card reader, printer or disk I/O operation the status of the device involved is stored in MIX word OFFE. The user can sample this word to determine the outcome of the last operation. Figure 4.4 gives the format for each status word.

MIX Word OFFE

Figure 4.4



MIX Word OFFF

MIX Load Address and MIX Real Time Clock

When one cold starts the MIX processor or when the PANEL Interrupt Switch is depressed, the MIX processor is reset and the Instruction Counter is loaded from the (1:2) field of MIX word OFFF. Also at these times the MIX Real Time Clock counter, field (3:5) of this word, is set to zero. This field is incremented by one every millisecond while the processor is running.

V. FLOWCHARTS

I. Driver Routines

- A. GO
- B. FETCH
- C. ADDRESS
- D. DECODE

II. Instruction Repertoire


- A. ADD and SUB
- B. MUL
- C. DIV
- D. NUM
- E. CHAR
- F. SHIFT
- G. MOVE
- H. LOAD
- I. STORE
- J. INPUT/OUTPUT
- K. JUMP
- L. ENTER
- M. COMPARE

III. Subroutines


- A. ABORT
- B. ERROR
- C. Z11, Z6, Z4


D. L.R
E. ID.IX, IDIX, .IDIX
F. ICOX
G. I.DOX, IDOX
H. .OUT, O.UT, I.OUT
I. .IN~
J. ISKIP
K. INDEX Supervisor, PAGE, VIA, VINDEK
L. INTERRUPT
M. PRINTER, T.OUT
N. READER, T.IN
O. IREADER
P. IDSK


I. Driver Routines



Instruction Fetch Routine










Instruction Decode


Routine








II. Instruction Repertoire


























Multiply
5 Bytes By 10



















































































III. Subroutines







































CHAPTER VI. MICROPROGRAM LISTINGS

Unused Names...

TMS

CMS

PMS

LDL

ISK

VNN

ITT

IPR

ADI

ADK

SN

JPR

0600		ORG	X'0600'	
003F	HICORE	EQU	X'3F'	
0002	TOS	EQU	X'02'	
007B	,TOS	EQU	X'7B'	
007C	BOOT	EQU	X'7C'	ADDRESS OF BOOT STRAP PROGRAM
00F8	,BOOT	EQU	X'F8'	
0076	TCNT	EQU	X'76'	
0077	TSTAT	EQU	X'77'	
007E	TMSB	EQU	X'7E'	
007F	TLSB	EQU	X'7F'	
0087	CCNT	EQU	X'87'	
008E	CMSB	EQU	X'8E'	
008F	CLSB	EQU	X'8F'	
0097	BASE	EQU	X'97'	BASE ADDRESS FOR INDEXEREG.
0097	PCNT	EQU	X'97'	
009E	PMSB	EQU	X'9E'	
009F	PLSB	EQU	X'9F'	
00C0	HSAVE	EQU	X'C0'	
00C8	HADD	EQU	X'C8'	
00B0	ABTADD	EQU	X'B0'	ABORT ADDRESS
00B9	ABSAVE	EQU	X'B9'	ABORT RETURN ADDRESS
00D0	CIADD	EQU	X'D0'	
00D8	CISAVE	EQU	X'D8'	
00E0	DADD	EQU	X'E0'	
00E8	DSAVE	EQU	X'E8'	
00F2	PSTAT	EQU	X'F2'	PRINTER STATUS
00F3	CSTAT	EQU	X'F3'	CARD READER STATUS
00F4	DSTATD	EQU	X'F4'	DISK DIAGNOSTIC STATUS
	*		DSTATD + 1	IS THE DISK MAJOR STATUS
00F9	LDMSB	EQU	X'F9'	MSB MIXESTART ADDRESS
00FA	LDLSB	EQU	X'FA'	LSB MIXESTART ADDRESS
00FB	CLOCK	EQU	X'FB'	MSB OF CLOCK (3 BYTES)
00FD	,CLOCK	EQU	X'FD'	LSB OF CLOCK (3 BYTES)

```

* GO = THIS IS THE INITIALIZATION ROUTINE *****
*
*****
*BOXEM *
*****
0600 7080 GO      CIO      0      CLEAR I/O CONTROL REGISTER
0601 1708      EEI      ENABLE EXTERNAL INTERRUPTS
*****
*BOXEN *
*****
0602 1720      ERT      ENABLE REAL-TIME CLOCK
*****
*BOXEO *      ZERO CLOCK
*****
0603 28FB      LF      8,CLOCK
0604 123F      LM      HICORE
0605 A813      WMF      8,(N)
0606 1100      LT      X'001
0607 A8D3      WMF      8,I,(N)
0608 1000      NOP
0609 A8D3      WMF      8,I,(N)
*
060A 2877      LF      8,TSTAT
060B A813      WMF      8,(N)
060C 1101      LT      X'011
*****
*BOXEP *
*****
060D 1080      SSF
060E B700      ZOF      7
060F 1040      SPF
0610 28F9      LF      8,LDMSB      LOAD STARTING ADDRESS MSB
0611 A803      RMF      8,(N)
0612 1000      NOP
0613 BE20      CPY      14,T
0614 A8C3      RMF      8,I,(N)
0615 1000      NOP
0616 BF20      CPY      15,T
0617 FF00      SFL      15
0618 FE80      SFL      14,L
0619 FF00      SFL      15
061A FE80      SFL      14,L
061B FF00      SFL      15
061C FE80      SFL      14,L
061D 1780      HLT
061E 1600      LU      X'001
061F 7710      ESS      7      ENTER SENSE SWITCHES
0620 5780      TN      7,X'801      TEST FOR CARD READER BOOTSTRAP

```

PAGE 188

0621 1C24
0622 2E7C
0623 2FF8
0624 07E1

JP **3
LF 14,B00T
LF 15,,B00T
JE FETCH

```

* THIS IS THE EBCDIC TO ASCII CONVERSION
* TABLE USED BY THE CARD READER ROUTINE
0625 27A0 ASCII LF 7,X'1A0'
0626 1DA0 JP RB
* THIS ROUTINE CONVERTS EBCDIC CHARACTERS INTO
* ASCII CHARACTERS
* FIRST THE EBCDIC CHARACTERS ARE BROKEN
* INTO FIVE GROUPS
* GROUP 1 = SPECIAL CHARACTERS CODES 40-7F
* THESE CODES MUST BE LOOKED UP
* IN THE ASCII TABLE
* GROUP 2 = LETTERS A = I, THESE ARE CORRECT
* GROUP 3 = LETTERS J = R, TO CONVERT THESE
* TO ASCII SUBTRACT X'07'
* GROUP 4 = LETTERS S = Z, TO CONVERT THESE
* SUBTRACT X'0F'
* GROUP 5 NUMBERS, TO CONVERT THESE
* SUBTRACT X'40'
0627 677F EBCDIC CP 7,X'17F' TEST FOR SPECIAL CHARACTERS
0628 1C47 JP SPCHAR SPECIAL CHARACTER
0629 6736 CP 7,X'136' LETTERS A = I
062A 1DA0 JP RB A = I
062B 6726 CP 7,X'126' TEST FOR J = R
062C 1C31 JP D1,D9 CHARACTERS J = R
062D 6716 CP 7,X'116' TEST FOR LETTERS S = Z
062E 1C33 JP E2,E9 S = Z SUBTRACT X'0F'
* MUST BE A NUMBER
062F 37C0 AF 7,X'1C0' SUBTRACT X'40'
0630 1DA0 JP RB
0631 37F9 D1,D9 AF 7,X'1F9' SUBTRACT X'07'
0632 1DA0 JP RB
0633 37F1 E2,E9 AF 7,X'1F1' SUBTRACT X'0F'
0634 1DA0 JP RB
0635 1000 NOP FREE LOCATION
0636 1000 NOP FREE LOCATION
0637 1000 NOP FREE LOCATION
0638 1000 NOP FREE LOCATION
0639 27DC LF 7,X'1DC'
063A 1DA0 JP RB
063B 27AE LF 7,X'1AE'
063C 1DA0 JP RB
063D 27BC LF 7,X'1BC'
063E 1DA0 JP RB
063F 27AB LF 7,X'1AB'
0640 1DA0 JP RB
0641 27AB LF 7,X'1AB'
0642 1DA0 JP RB
0643 27DB LF 7,X'1DB'

```

PAGE 190

0644 1DA0
0645 27A6
0646 1DA0

```

      JP      RB
      LF      7,X'A6!
      JP      RB
*      SPECIAL CHARACTER, THESE MUST BE
*      LOOKED UP IN THE ASCII TABLE
SPCHAR SFL    7
      SFL     7-
      SFR     7      MULTIPLY BY 2
      LT      ASCII
      ADD     7,T,(L)  JUMP TO CORRECT ASCII CHARACTER

```

0647 F700
0648 F700
0649 F720
064A 1125
064B 8724

```

*      THESE ARE SUBROUTINES USED BY THE I/O DRIVERS
*      THIS CODE PROVIDES SUBROUTINE LINKAGE VIA THE
*      JE AND RTN INSTRUCTIONS FOR CALLS MORE THAN 256
*      WORDS AWAY

```

064C 2B58
064D 1C69
064E 2B58
064F 1C6A
0650 2B58
0651 1C85
0652 2B58
0653 1C89
0654 2B58
0655 1C73
0656 2BE1
0657 1C92
0658 1000
0659 27A1
065A 1DA0
065B 27A4
065C 1DA0
065D 27AA
065E 1DA0
065F 27A9
0660 1DA0
0661 27BB
0662 1DA0
0663 27DD
0664 1DA0
0665 27AD
0666 1DA0
0667 27AF
0668 1DA0

```

,DIXE LF      11,RETURN
      JP      ID,IX
DIXE  LF      11,RETURN
      JP      ID,IX
,DOXE LF      11,RETURN
      JP      I,DOX
DOXE  LF      11,RETURN
      JP      ID,OX
COXE  LF      11,RETURN
      JP      I,COX
W,OUT LF      11,FETCH
      JP      I,OUT
      NOP
      LF      7,X'A1!
      JP      RB
      LF      7,X'A4!
      JP      RB
      LF      7,X'AA!
      JP      RB
      LF      7,X'A9!
      JP      RB
      LF      7,X'BB!
      JP      RB
      LF      7,X'DD!
      JP      RB
      LF      7,X'AD!
      JP      RB
      LF      7,X'AF!
      JP      RB

```

FREE LOCATION

```

** THESE ROUTINES DO THE DEVICE INPUT/OUTPUT
* THEY EXPECT THE DEVICE ADDRESS AND FUNCTION CODE
* IN THE T REGISTER, AND DATA IN P7
* RETURN ADDRESS IN P11
*** INPUT EA BYTE

```

```

0669 27FF      ID,IXE LF      7,X'FF'
066A 7090      IDIXE COXE    0      SET COXX, SEND COMMAND BYTE
066B 1000              NOP
066C 1C6D              JP      **1      DELAY 3 CLOCK PULSES
066D 7080              CIO      0      CLEAR I/O REG
066E 70E0      ,IDIXE DIXE    0      SET DIXX
066F 1000              NOP
0670 1C71              JP      **1
0671 7781              CIO      7,(T)
0672 1CC1              JP      GOBACK    RETURN

*** OUTPUTECOMMAND BYTE
0673 7090      ICOXE COXE    0      SET COXX=OUTPUT COMMAND BYTE
0674 1000              NOP
0675 1C76              JP      **1      DELAY 3 CLOCK PULSES
0676 7080              CIO      0      RESET COXX
0677 1CC1              JP      GOBACK    RETURN
0678 1000              NOP      FREE LOCATION
0679 27A0      LF      7,X'A0'
067A 1DA0      JP      RB
067B 27AC      LF      7,X'AC'
067C 1DA0      JP      RB
067D 27A5      LF      7,X'A5'
067E 1DA0      JP      RB
067F 27DE      LF      7,X'DE'
0680 1DA0      JP      RB
0681 27BE      LF      7,X'BE'
0682 1DA0      JP      RB
0683 27BF      LF      7,X'BF'
0684 1DA0      JP      RB

** THESE ROUTINES DO THE DEVICE INPUT/OUTPUT
* THEY EXPECT THE DEVICE ADDRESS AND FUNCTION CODE
* IN THE T REGISTER, AND DATA IN P1
* RETURN ADDRESS IN P11
*** OUTPUTEA BYTE
0685 7090      I,DOXE COXE    0      SET COXX=OUTPUTECOMMAND BYTE
0686 1C87              JP      **1      DELAT 3 CLOCK PULSES
0687 C701              MOV      7,(T)    MOVE DATA TO T REG,
0688 7080              CIO      0      CLEAR I/O REG
0689 70A0      IDOXE DOXE    0      SET DOXX=OUTPUT DATA IN T REG,
068A 1000              NOP
068B 1C8C              JP      **1      DELAY 3 CLOCK PULSES
068C 7080              CIO      0      RESET COXX
068D 1CC1              JP      GOBACK    RETURN

*****
*****
*****
* THIS ROUTINE WRITE OUT TO MEMORY THE UPDATED
* CONCURRENT I/O VALUES

```

* N<== ADDRESS OF THE COUNTER
 * P7<== ADDRESS OF LSB OF C=I/O ADDRESS
 * P8<== COUNTER VALUE
 * P11<== RETURN ADDRESS
 * P12<==MSB OF C=I/O ADDRESS
 * P13<==LSB OF C=I/O ADDRESS
 *
 *

068E 8D40	,OUT	INC	13	
068F 8C80		ADD	12,L	ADJUST C=I/O ADDRESS
0690 1180	O,UT	LT	X'801	
0691 E120		AND	1,T	CLEAR P1
0692 123F	I,OUT	LM	HICORE	LOAD MAR(MSB)
0693 A811		WMF	8,(T)	WRITE COUNTER VALUE
0694 C703		MOV	7,(N)	ADJUST MAR(LSB)
0695 AD11		WMF	13,(T)	WRITE LSB OF C=I/O ADDRESS
0696 9743		DEC	7,(N)	ADJUST MAR(LSB)
0697 AC11		WMF	12,(T)	WRITE MSB OF C=I/O ADDRESS
0698 1CC1		JP	GOBACK	RETURN
0699 27BA		LF	7,X'BA1	
069A 1DA0		JP	RB	
069B 27A3		LF	7,X'A31	
069C 1DA0		JP	RB	
069D 27C0		LF	7,X'CO1	
069E 1DA0		JP	RB	
069F 27A7		LF	7,X'A71	
06A0 1DA0		JP	RB	
06A1 27BD		LF	7,X'BD1	
06A2 1DA0		JP	RB	
06A3 27A2		LF	7,X'A21	
06A4 1DA0		JP	RB	

* THIS ROUTINE READS IN FROM MEMORY THE CONCURRENT
 * I/O VALUES

* N<== ADDRESS OF THE COUNTER
 * P7<== ADDRESS OF THE LSB OF THE C=I/O ADDRESS
 * P11<==RETURN ADDRESS
 * P8<== COUNTER VALUE
 * P12<== MSB OF C=I/O ADDRESS
 * P13<== LSB OF THE C=I/O ADDRESS
 *

06A5 123F	,IN	LM	HICORE	LOAD MAR(MSB)
06A6 A020		RMH	0	READ IN COUNTER VALUE
06A7 C703		MOV	7,(N)	ADJUST MAR(LSB)=DELAY
06A8 B820		CPY	8,T	COPY COUNTER INTO P8

06A9 A020	RMH	0	READ LSB OF C=I/O ADDRESS
06AA 9743	DEC	7,(N)	ADJUST MAR(LSB)=DELAY
06AB 8D20	CPY	13,T	COPY LSB OF C=I/O ADDRESS
06AC A020	RMH	0	READ MSB OF C=I/O ADDRESS
06AD 8743	INC	7,(N)	ADJUST MAR(LSB)=DELAY
06AE BC20	CPY	12,T	COPY MSB OF C=I/O INTO P12

* THIS ROUTINE IS USED BY THE PRINTER,
 * CARD READER, AND TTY INTERRUPTEROUTINES TO SKIP
 * SIGN AND GARBAGE BYTES
 * P11<== RETURN ADDRESS
 * P12<== MSB OF C=I/O ADDRESS
 * P13<== LSB OF C=I/O ADDRESS
 *
 *

06AF 5D07	IS	SKIP	TN	13,X'07'	IS THIS A SIGN BYTE ADDRESS
06B0 1CB8			JP	I6	YES
06B1 5D02			TN	13,X'02'	IS THIS A GARBAGE BYTE ADDRESS
06B2 1CBE			JP	I8	NO
06B3 5D04			TN	13,X'04'	IS THIS A GARBAGE BYTE ADDRESS
06B4 1CBE			JP	I8	NO

* TIME TO SKIP 2 BYTES

06B5 1102	LT	X'02'	GARBAGE BYTES
06B6 8D20	ADD	13,T	
06B7 8C80	ADD	12,L	

I6	TN	11,X'80'	PRINTER OR TTY=OUT CALL
	JP	I7	YES

* CARD READER OR TTY=IN CALLED THIS ROUTINE
 * MUSTZERO SIGN BYTE

06BA CC02	MOV	12,(M)	LOAD MAR(MSB)
06BB AD13	WMF	13,(N)	WRITE, LOAD MAR(LSB)
06BC 1100	LT	X'00'	SET SIGN TO ZERO
06BD 8D40	I7	INC	13
06BE CC02	I8	MOV	12,(M) LOAD MAR(MSB)
06BF CD03		MOV	13,(N) LOAD MAR(LSB)
06C0 5B80		TN	11,X'80' PRINTER OR CARD READER??
06C1 CB05	GOBACK	MOV	11,(K)
06C2 27FF		LF	7,X'FF'
06C3 1C6E		JP	,IDIX

```

* REGISTER#SUPERVISOR
*
* THIS IS THE INDEX#SUPERVISOR ROUTINE
* IT TAKES CARE OF ROLLING THE INDEX#REGISTER
* WHICH IS NEEDED INTO S8, S9, S10
* S7 IS THE INDEX#MAP, IT CONTAINS THE NUMBER OF
* THE REGISTER CURRENTLY IN S8 = S10
*
06C4 1107    PAGE    LT    X107!
06C5 ED29    AND*   13,T,(T)  GET INDEX# FROM OPCODE
06C6 ICC8    JP     VIA
*****
*BOXEDD*
*****
06C7 CB01    VINDEMOV  11,(T)
*****
*BOXEEE*
*****
06C8 1080    VIA     SSF
06C9 BB20    CPY     11,T
**Q*****
*
* TEST FOR ILLEGAL INDEX#NUMBER
*****
06CA 6BF9    CP      11,X1F9!
06CB ICCD    JP      *+2      INDEX#BETWEEN 0 & 6 = OK
06CC 06F9    JE      ABORT     INDEX#> 6 ABORT USER RUN
*****
*BOXEFF*
*****
06CD 1107    LT      X107!    LOAD MASK
06CE E729    AND*   7,T,(T)    PICK UP INDEX#MAP
06CF BD20    CPY    13,T      SAVE INDEX#MAP
06D0 DB38    XOR*   11,T,C     TEST EQUAL
06D1 4004    TZE    0,X104!
06D2 1060    RSP                      REQUIRED INDEX#IS PRESENT
*
* THE REQUIRED INDEX#IS NOT IN THE HOME POSITION
* 6 STEPS MUST BE TAKEN
*
* STEP 1 IS ANY INDEX#HOME? IF NOT GOTO STEP 4
* STEP 2 COMPUTE CORE STORAGE ADDRESS OF THE INDEX#
* STEP 3 WRITE HALF CYCLE THIS INDEX#OUT TO CORE
* STEP 4 COMPUTE THE CORE ADDRESS OF THE REQUIRED INDEX#
* STEP 5 READ HALF CYCLE THIS INDEX#INTO FILES S8
* STEP 6 UPDATE INDEX#MAP IN S7
*
*****
*BOXEHH*    STEP 1

```

```

*****
06D3 123F      LM      MICORE
06D4 5D07      TN      13,X'07'
06D5 1CE7      JP      VKK      INDEXMAP = 0
*****
*BOXEII*      STEP 2
*****
06D6 FD00      SFL      13      MULTIPLY OLD INDEX# BY 16
06D7 FD00      SFL      13
06D8 FD00      SFL      13
06D9 FD00      SFL      13
06DA 1197      LT      BASE      LOAD T WITH BASE ADDRESS
06DB 8D23      ADD      13,T,(N)  COMPUTE ADDRESS OF SIGN
*****
*BOXEJJ*      STEP 3
*****
06DC A831      WMH      8,(T)      WRITE OUT SIGN BYTE
06DD 3D07      AF      13,X'07'    COMPUTE SIGN OF MSB
06DE AD33      WMH      13,(N)     WRITE MSB MOVE ADDRESS TO N
06DF C901      MOV      9,(T)     MOVE WRITE OPERAND TO T
06E0 3D01      AF      13,X'01'    COMPUTE ADDRESS OF LSB
06E1 AD33      WMH      13,(N)     WRITE LSB MOVE ADDRESS TO N
06E2 CA01      MOV      10,(T)     MOVE WRITE OPERAND TO T
*****
*BOXENN*      STEP 6
*****
06E3 11F8      VNN      LT      X'FB'
06E4 E720      AND      7,T
06E5 CB01      MOV      11,(T)
06E6 C720      LOR      7,T
06E7 5B07      VKK      TN      11,X'07'
06E8 1060      RSP      INDEX# = 0
*****
*BOXEKK*      STEP 4
*****
*BOXELL*
*****
06E9 FB00      SFL      11      MULTIPLY NEW INDEX# BY 16
06EA FB00      SFL      11
06EB FB00      SFL      11
06EC FB00      SFL      11
06ED 1197      LT      BASE      LOAD T WITH BASE ADDRESS
06EE 8B23      ADD      11,T,(N)  COMPUTE ADDRESS OF SIGN
*****
*BOXEMM*      STEP 5
*****
06EF A020      RMH      0      READ IN SIGN BYTE

```

PAGE 196

06F0 3B07	AF	11,X'07'	COMPUTE ADDRESS OF MSB
06F1 B820	CPY	8,T	COPY SIGN OF INDEX INTO S8
06F2 AB23	RMH	11,(N)	READ MSB MOVE ADDRESS TO N
06F3 3B01	AF	11,X'01'	COMPUTE ADDRESS OF LSB
06F4 B920	CPY	9,T	COPY MSB INTO 9
06F5 AB23	RMH	11,(N)	READ LSB MOVE ADDRESS TO N
06F6-1000	NGP		DELAY
06F7 BA20	CPY	10,T	COPY LSB INTO S10

BOXE00

06F8 1060

RSP

PAGE 197

06F9 293F	** ABORTROUTINE
06FA 2AB0	ABORT LF 9,HICORE
06FB 28B9	LF 10,ABTADD
06FC 07DA	LF 8,ABSAVE
	JE ERROR

```

* INTERRUPT ROUTINE
*****
*BOXEA *
*****
06FD 1800 INT ILS INHIBIT L SAVE UNTIL RETURN OCC
06FE 1600 LU X'001
06FF 1040 SPFF
0700 5008 TN 0,X'081 TEST FOR CONCURRENT I/O REQUEST
0701 1D08 JP IHG
*****
*BOXEB *
*****
0702 70C0 CAK 0 ACKNOWLEDGE REQUEST
0703 27FF LF 7,X'FF1
0704 1D05 JP IH1
*****
*BOXEC *
*****
0705 7780 IH1 CIO 7 RESET, AND INPUT BUS WITH P7
*****
*BOXED *
*****
0706 1180 LT X'801
0707 E120 AND 1,T CLEAR P1
0708 5702 TN 7,X'021 INPUT OR OUTPUT
0709 0798 JE READER
070A 075A JE PRINTER
*****
* BOXEG *
*****
070B 5080 IHG TN 0,X'801 TEST EXTERNAL INTERRUPT=ERROR
070C 0710 JE IHK NO EXTERNAL INTERRUPT
*****
*BOXEH *
*****
070D 70D0 IAK 0 ACKNOWLEDGE INTERRUPT
070E 27FF LF 7,X'FF1 P7<==ALL ONES
070F 1D10 JP IH2 DELAY
0710 7780 IH2 CIO 7 RESET, INPUT BUS AND ED WITH P7
*****
* BOXEI *
*****
*
0711 1128 LT X'281 FIND OUT WHICH DEVICE CAUSED INTERRUPT
0712 D738 XOR* 7,T,C DISK ADDRESS * 2
0713 4004 TZE 0,X'041 WAS IT THE DISK
0714 07C4 JE IDSK DISK INTERRUPT
0715 1108 LT X'081 CARD READER ADDRESS * 2

```

PAGE 199

0716 D738	XOR*	7,T,C	
0717 1D1D	JP	IHK	MUST BE TTY OR MAG TAPE=IGNOR
0718 1124	LT	X1241	INPUT STATUS BYTE
0719 2B1B	LF	11,*+2	LOAD RETURN ADDRESS
071A 1C69	JP	ID,IXE	GET CARD READER STATUS
071B 5704	TN	7,X1041	IS THIS A HOPPER EMPTY INT.
071C 07B1	JE	IREADR	NO REAL ERROR

*BOXEK *

071D 5010	IHK	TN	0,X1101	TEST FOR INTERNAL INTERRUPTS
-----------	-----	----	---------	------------------------------

*BOXEL *

071E 1060		RSP		RETURN
-----------	--	-----	--	--------

*BOXEM *

071F 7B40		EIS	11	ENTER INTERNAL STATUS
-----------	--	-----	----	-----------------------

*BOXEN *

0720 5B04		TN	11,X1041	REAL TIME CLOCK INTERRUPT?
0721 1D48		JP	IHP	

*BOXEO *

ADJUST CLOCK

0722 123F	LM	HICORE		
0723 28FD	LF	8,CLOCK	LOAD P8 WITH A(C1)	
0724 A823	RMH	8,(N)	READ IN C1	
0725 9843	DEC	8,(N)	DECREMENTP8 TO A(C2)=DELAY	
0726 BD20	CPY	13,T	COPY C1 INTO P13	
0727 ADE0	RMH	13,I	READ C2, INCREMENTEC1	
0728 8843	INC	8,(N)	INCREMENTP8 TO A(C1)=DELAY	
0729 BC20	CPY	12,T	COPY C2 INTO P12	
072A AD31	WMH	13,(T)	WRITE OUT UPDATED C1	
072B 9843	DEC	8,(N)	DECREMENTP8 TO A(C2)=DELAY	
072C ACB1	WMH	12,L,(T)	WRITE OUT UPDATED C2	
072D 9843	DEC	8,(N)	DECREMENTP8 TO A(C3)=DELAY	
072E A020	RMH	0	READ C3	
072F 9843	DEC	8,(N)	DELAY	
0730 BD20	CPY	13,T	COPY C3 INTO P13	
0731 8D81	ADD	13,L,(T)	UPDATE C3	
0732 A8F3	WMH	8,I,(N)	WRITE OUT C3	

* TTY INTERRUPTROUTINE

*

THIS IS THE TELETYPE ROUTINE

*

NO INTERRUPTS ARE AVAILABLE ON THE

*

TTY, THUS THE I/O IS RUN BY INTERRUPTS

```

*
*
0733 2877      ITTY  LF  8,TSTAT
0734 A803      RMF  8,(N)      READ IN INTERNAL STATUS
0735 9843      DEC  8,(N)      LOAD TCNT=DELAY
0736 B820      CPY  8,T        COPY STATUS
0737 4801      TZ   8,X'011    TEST BUSY BIT
0738 1D48      JP   IHP        NO TTY TRANSFER IN PROGRESS
*
*
0739 1120      LT   X'201      LOAD COMMAND BYTE
073A 2B3C      LF   11,*+2     LOAD RETURN ADDRESS
073B 1C69      JP   ID,IXE     INPUT STATUS BYTE
073C E838      AND* 8,T,C      TEST STATUS
073D 4004      TZE  0,X'041    TEST IF READY
073E 1D48      JP   IHP        NOT READY, CONTINUE
*
*
*
073F 1100      LT   X'001      LOAD COMMAND BYTE
0740 2B42      LF   11,*+2     LOAD RETURN ADDRESS
0741 1C73      JP   IC0XE      REQUEST I/O
*
*
*
0742 277F      LF   7,TL5B
0743 C801      MOV  8,(T)
0744 C120      LOR  1,T        SAVE STATUS IN P1
0745 5802      TN   8,X'021
0746 1D5C      JP   T,OUT      OUTPUT
0747 1D9A      JP   T,IN       INPUT
*****
*BOXEP *
*****
0748 5801      IHP  TN  11,X'011  PANNEL INTERRUPTS
0749 1D4C      JP   IHR
*****
*BOXEQ *
*****
074A 1600      LU   X'001
074B 0600      JE   GO
*****
*BOXER *
*****
074C 5B40      IHR  TN  11,X'401  STEP INTERRUPT
*****
*BOXET *
*****

```


PAGE 201

```
*****
*BOXES *
074D 1D57      JP      IHU
*****
*
*      DIVIDE LOCATION COUNTER BY 8 TO GET
*      MIXEADDRESS, THEN MOVE THIS ADDRESS
*      TO THE DATA BUS SO IT CAN BE DISPLAYE
STEP  SFR*  14,(T)
      CPY   12,T
      SFR*  15,L,(T)
      CPY   13,T
      SFR   12
      SFR   13,L
      SFR   12,(M)
      SFR   13,L,(N)
      HLT
*****
* BOXEU *
*****
0757 5B02      IHU     TN      11,X'02'
0758 1060      RETURN  RSP
0759 07C4      JE      IDSK
```

```

* PRINTER INTERRUPTROUTINE
*****
*BOXEH *
*****
075A 1397 PRNTER LN PCNT
075B 279F LF 7,PLSB
*
* THIS ROUTINE IS COMMON TO BOTH THE
* PRINTER AND THE TTY=OUT
075C 285E T,OUT LF 11,*+2 LOAD RETURN ADDRESS
075D 1CA5 JP ,IN GET C=I/O COUNTERS &
* ADJUST C=I/O ADDRESSES
*****
*BOXEG *
*****
075E 587F TN 8,X'7F' TEST IF COUNT = ZERO
075F 1D79 JP PRK COUNT = ZERO
0760 A840 RMF 8,D GET DATA, DECREMENTCOUNTER
*****
* BOXEJ*
*****
0761 2863 LF 11,*+2
0762 1C89 JP IDOXE OUTPUT DATA BYTE
0763 8B20 CPY 11,T SAVE DATA BYTE
0764 410F TZE 1,X'0F'
0765 1D6A JP T1 TTY ROUTINE
*****
*BOXEL *
*****
0766 1397 LN PCNT
0767 279F LF 7,PLSB
0768 280B T,P LF 11,IHG
0769 1C8E JP ,OUT
*****
*BOXEM *
*****
076A 118D T1 LT X'8D' LOAD CARRIAGE RETURN
076B DB30 XOR 11,T,C TEST IF DATA WAS A C/R
076C 4004 TZE 0,X'04'
076D 1D80 JP C,R DATA BYTE WAS C/R!!
*****
* BOXEN*
*****
*
* TEST REFLECT FLAG
076E 5108 TN 1,X'08'
076F 1D74 JP T2 NOT ON WRITE OUT COUNTERS
*****
*BOXEO *
* REFLECT FLAG IS ON,THIS MEANS THAT
* A TTY=IN OPERATION IS IN PROGRESS

```

	*	THIS IS THE SECOND PHASE OF HANDLING	
	*	ONE DATA BYTE	
	*	MUST FIX THE STATUS TO ALLOW THE	
	*	NEXT OPERATION TO BE A TTY-IN,	

0770 1102	LT	X'021	
0771 1377	R,F- LN-	TSTAT	
0772 123F	LM	HICORE	
0773 A010	WMF	0	WRITE OUT STATUS

	*BOXEP *		

0774 58FF	T2 TN	8,X'FF1	
0775 1D79	JP	PRK	COUNT = ZERO STOP TRANSFER
0776 1376	LN	TCNT	
0777 277F	LF	7,TL5B	
0778 1D68	JP	T,P	WRITE OUT C=I/O COUNTERS

	*BOXEK *		

0779 510F	PRK TN	1,X'0F1	TTY??
077A 1D85	JP	,PRK	PRINTER
077B 4110	TZE	1,X'101	LINE FEED FLAG ON??
077C 1D85	JP	,PRK	FALG IN ON

	*BOXEQ *		

077D 118D	LT	X'8D1	
077E 2B80	LF	11,*+2	
077F 1C89	JP	IDOXE	SEND C/R

	*BOXER *		

0780 1114	C,R LT	X'141	TURN LINE FEED FLAG ON
0781 2880	LF	8,X'801	
0782 1D71	JP	R,F	

	*BOXEV *		

0783 1101	TLF LT	X'011	STOP TTY
0784 1D71	JP	R,F	

	BOXES		

0785 118A	,PRK LT	X'8A1	SEND LINE FEED
0786 2B88	LF	11,*+2	
0787 1C89	JP	IDOX	

```

*BOXET *
*****
0788 410F      TZ      1,X10F1
0789 1D83      JP      TLF      STOP TTY TRANSFER
*****
*BOXEU*
*****
078A 1180      LT      X1801
078B E120      AND     1,T
* IPRNTR ROUTINE
* THIS IS THE EXTERNAL INTERRUPTROUTINE FOR THE
* PRINTER, IT STORES THE STATUS BYTE IN ADDRESS 7FFB
IPRNTR LT      X1251      INPUT THE STATUS BYTE
          LF      11,*+2
          JP      ID,IXE      GET STATUS IN P7 AND T
          LN      PSTST
          LM      HICORE
          WMP     7,(T)      WRITE OUT STATUS
* NOW SEND DISCONNECT
          LT      X1A51
          LF      11,*+2
          JP      ICOXE      SEND C6MMAND BYTE
* NOW SEND DISARM TO PRINTER CONTROLLER
          LT      X1851
          LF      11,1HG      SET RETURN TO INT LABEL
          JP      ICOXE      SEND COMMAND BYTE

```

```

*CARD READER INTERRUPT ROUTINE
*
*****
*BOXEB *
*****
0798 1387    READER LN    CCNT
0799-278F    LF-        7,CLSB
*
*      READ IN C=I/O COUNTERS
* MUSTESKIP SIGN BYTE AND TWO HI ORDER BYTES OF EACH
*      GET DATA FROM DEVICE
*      THIS CODE IS COMMON TO THE TTY & CARD READER
079A 2B9C    T,IN    LF    11,*+2
079B 1CA5    JP      ,IN
*****
*BOXEA *
*****
079C 510F    TN      1,X'0F'    TTY OR CARD READER
*****
*
*      CONVERT EBCDIC TO ASCII
*****
079D 1C27    JP      EBCDIC    CONVERTECHARACTERS TO ASCII
*
*      MUST OR HIGH ORDER 1 ONTO EACH TTY
*      CHARACTER TO GET THE CORRECT ASCII CODE
079E 1180    LT      X'80'
079F C720    LOR     7,T
*****
*BOXEB *
*****
07A0 A711    RB      WMF      7,(T)    WRITE OUT DATA BYTE
07A1 2B0B    LF      11,ING
07A2 510F    TN      1,X'0F'    TTY OR CARD READER
07A3 1DAB    JP      RD        CARD READER
07A4 1377    LN      TSTAT
07A5 123F    LM      HICORE
07A6 A010    WMF      0
07A7 110C    LT      X'0C'    CHANGE STATUS TO REFLECTION
07A8 277F    LF      7,TLNB
07A9 1376    LN      TCNT
07AA 1C90    JP      0,UT
*****
*BOXED *
*****
07AB 9840    RD      DEC      8
07AC 58FF    TN      8,X'FF'
07AD 07B1    JE      IREADR
07AE 1387    LN      CCNT
07AF 278F    LF      7,CLSB
07B0 1C8E    JP      ,OUT

```

PAGE 206

07B0 1C8E

* IREDR ROUTINE *****
* THIS IS THE EXTERNAL INTERRUPTROUTINE FOR
* THE CARD READER, IT STORES THE STATUS BYTE IN
* ADDRESS 7FFC

07B1 1124

IREADR LT X1241 INPUT STATUS BYTE

07B2 2BB4

LF 11,*+2

07B3 1C69

JP ID,IXE

GET CARD READER STATUS

07B4 13F3

LN CSTST

07B5 123F

LM HICORE

07B6 A010

WMF 0

WRITE STATUS OUT TO MEMORY

* NOW SEND DISCONNECT TO READER CONTROLLER

07B7 1184

LT X1841

07B8 2BBA

LF 11,*+2

07B9 1C73

JP ICOX

* NOW SEND DISARM

07BA 11A4

LT X1A41

07BB 2BB0

LF 11,*+2

07BC 1C73

JP ICOX

07BD 1118

LT X1181

TEST FOR ERRORS

07BE E730

AND 7,T,C

07BF 4004

TZ 0,X1041

TEST FOR ERROR

07C0 1D08

JP IHG

NO ERROR

07C1 2808

LF 8,CISAVE

07C2 2AD0

LF 10,C1ADD

07C3 07DA

JE ERROR

* IDISK ROUTINE
 * THIS IS THE EXTERNAL INTERRUPTROUTINE FOR THE
 * DISK, IT STORES THE MAJOR STATUS BYTE IN ADDRESS
 * 7FDFA AND STORES THE DIAGONISTIC STATUS BYTE IN
 * ADDRESS 7FF9

07C4 1114	IDSK	LT	X'141	INPUT MAJOR STATUS
07C5 2BC7		LF	11,**2	
07C6 1C69		JP	ID,IXE	GET MAJOR DISK STATUS
07C7 B820		CPY	8,T	COPY MAJOR STATUS INTO P8
07C8 1134		LT	X'341	INPUT DIAGONOSTIC STATUS
07C9 2BCB		LF	11,**2	
07CA 1C69		JP	ID,IXE	GET DIAGONISTIC STATUS IN P7
07CB 123F		LM	HICORE	
07CC 2CF4		LF	12,DSTAT	
07CD AC13		WMF	12,(N)	WRITE DIAGONSITIC STATUS OUT
07CE 8C43		INC	12,(N)	ADJUST MAR(LSB)=DELAY
07CF A811		WMF	8,(T)	WRITE OUT MAJOR STATUS

* NOW SEND DISARM

07D0 1114		LT	X'141	OUTPUT COMMAND BYTE
07D1 2720		LF	7,X'201	
07D2 2BD4		LF	11,**2	
07D3 1C85		JP	I,DOX	
07D4 1114		LT	X'141	
07D5 E830		AND	8,T,C	
07D6 4004		TZE	0,X'041	
07D7 0710		JE	IHK	
07D8 2AE0		LF	10,DADD	
07D9 28E8		LF	8,DSAVE	

* ERRORROUTINE

07DA 123F	ERROR	LM	HICORE
07DB 293F		LF	9,HICORE
07DC A813		WMF	8,(N)
07DD CE01		MOV	14,(T)
07DE A8D3		WMF	8,I,(N)
07DF CF01		MOV	15,(T)
07E0 0CDC		JE	JS

* FETCH ROUTINE
 * THIS ROUTINE FETCHES THE NEXT INSTRUCTION FROM THE
 * FOUND IN THE INSTRUCTION COUNTER
 *

BOXEA1

07E1 06FD FETCH JE INT GO CHECK INTERRUPTS

*BOXEA *

*BOXEB *

07E2 27B7 LF 7,X1B71 LOAD COUNTER AND MASK
 07E3 CF03 MOV 15,(N)
 07E4 AE02 RMF 14,(M)
 07E5 1DE8 JP FC+2

*BOXEC *

07E6 8F43 FC INC 15,(N) ADJUST MEMORY ADDRESS
 07E7 AE82 RMF 14,L,(M) READ A BYTE

*BOXED *

07E8 8746 INC 7,(U) INCREMENT COUNTER
 07E9 0820 EDT 8,T COPY T INTO CORRECT FILE REGISTER

*BOXEE *

07EA 6743 CP 7,X1431 TEST FOR END OF READ LOOP
 07EB 1DE6 JP FC

*BOXEF *

07EC 1103 LT X1031
 07ED 8F20 ADD 15,T
 07EE 8E80 ADD 14,L
 07EF 1600 LU X1001 CLEAR U REGISTER

* ADDRESSING ROUTINE

*

* THIS ROUTINE COMPUTES THE EFFECTIVE MIXAL MEMORY A
 * FOR THE INSTRUCTION CURRENTLY HELD IN THE INSTRUCT
 * COUNTER

*

*****~

*BOXEI * TEST FOR INDEXING

07F0 5B07 ADI TN 11,X'07'
 07F1 0811 JE ADJ

*

* INDEXING HAS OCCURED

*

*BOXEK *

07F2 1600 ADK LU X'00'
 07F3 06C7 JE VINDEK JUMP TO INDEXING ROUTINE
 07F4 1080 SSF

*

* THE INDEXEREGISTER REFERENCED IN P11 IS NOW AVAILA
 * IN S8,S9,S10

*BOXEL * TEST SIGN OF INDEX

*

*

TEST IF SIGNS ARE SAME

*

07F5 1680 LU X'80' ASSUME SIGNS ARE SAME=ADD
 07F6 C801 MOV 8,(T)
 07F7 1040 SPF
 07F8 D838 XOR* 8,T,C X=I/R SIGNS : SET CONDITION FLA
 07F9 5004 TN 0,X'04' TEST FOR ZERO RESULT
 07FA 1690 LU X'90' SIGNS DIFFERENT=SUBTRACT
 07FB 1080 SSF
 07FC CA01 MOV 10,(T)
 07FD 1040 SPF
 07FE 8A27 ADD 10,T,(S)
 07FF 1080 SSF
 0800 C901 MOV 9,(T)
 0801 1040 SPF
 0802 89A7 ADD 9,T,L,(S)
 0803 FB00 SFL 11 SHIFT LINK BIT INTO P11=INDEX
 0804 5004 TN 0,X'04' WERE SIGNS DIFFERENT???
 0805 1409 JP ADL SINGS DIFFERENT
 * SIGNS SAME TEST FOR OVERFLOW
 0806 4801 TZE 11,X'01' LINK = 1 ==> OVERFLOW

PAGE 210

0807 06F9	JE	ABORT	BAD ADDRESS
0808 1411	JP	ADJ	
* * * SIGNS WERE DIFFERENT, MUST GET ADDRESS * BACK INTO SIGN + MAGNITUDE FORMAT			
0809 4B01	ADL	TZ	11,X'01' TEST SIGN OF RESULT
080A 1411	JP	ADJ	RESULT IN TRUE FORM
* RESULT IN COMPLEMENTEFORM			
080B 1180	LT	X'80'	
080C D820	XOR	8,T	FLIP SIGN
080D D960	XOR	9,T,F	
080E DA60	XOR	10,T,F	
080F 8A40	INC	10	
0810 8980	ADD	9,L	COMPLEMENTEADDRESS
* * THIS ROUTINE FORMS THE MICRODATA EFFECTIVE MEMORY			

*BOXEP *			

* ILLEGAL INSTRUCTION TRAP			
0811 6DBF	ADJ	CP	13,X'BF'
0812 1414	JP	**2	
0813 06F9	JE	ABORT	ILLEGAL INSTRUCTION
0814 6DFA	CP	13,X'FA'	
0815 141C	JP	,ADJ	OPCODES 00=05
0816 6DF9	CP	13,X'F9'	
0817 1422	JP	,DECOD	OPCODE 06 SHIFT COMMAND
0818 6DD0	CP	13,X'D0'	
0819 141C	JP	,ADJ	OPCODES 00 = 2F
081A 6DC8	CP	13,X'C8'	
081B 1422	JP	,DECOD	OPCODE 30 = 37
081C FA00	,ADJ	SFL	10
081D F980		SFL	9,L
081E FA00		SFL	10
081F F980		SFL	9,L
0820 FA03		SFL	10,(N)
0821 F982		SFL	9,L,(M)
0822 4980	,DECOD	TZE	9,X'80'
0823 06F9	JE	ABORT	ILLEGAL OPERAND ADDRESS

PAGE 211

```

* DECODE ROUTINE
0824 1600      LU      X'001
0825 C001      MOV     13,(T)
0826 B720      CPY     7,T
0827 F720      SFR     7
0828 F720      SFR     7
0829 F720      SFR     7

*****
*BOXEQ *      DECODE
*****

082A 112C      LT      DECODE
082B 872C      ADD*    7,T,(L)

*****
*BOXER *
*****
082C 083C      DECODE JE  MISC
*****
*BOXES *
*****
082D 0827      JE      LOAD
*****
*BOXET *
*****
082E 0827      JE      LOAD
*****
*BOXEU *
*****
082F 0880      JE      STORE
*****
*BOXEY1*      JUMP TO BOXEY
*****
0830 0837      JE      DY1
*****
*BOXEV *
*****
0831 0C8D      JE      JUMP
*****
*BOXEW *
*****
0832 0CF0      JE      ENTER
*****
*BOXEX *
*****
0833 0D64      JE      COMP
*      TRAP BACK TO THE ROM ON OPCODE 40 HEX,
0834 2802      LF      8,TOS      LOAD MSB OF TOS ADDRESS
0835 2978      LF      9,TOS      LOAD LSB OF TOS ADDRESS
0836 0104      DC      X'01041    JUMP TO THE ROM FETCH ROUTINE

```

PAGE 212

0836 0104	***** *BOXEY *	
0837 6DDE	***** DY1 CP	13,XIDEI
	***** *BOXEZ *	
0838 0880	***** JE	STORE
	***** *BOXEAA*	
0839 6DD9	***** CP	13,XID9I
	***** *BOXEBB*	
083A 084D	***** JE	INPUT
	***** *BOXECC*	
083B 0C8D	***** JE	JUMP
	***** *BOXEPP*	
083C 113E	***** MISC LT	OP1
083D 8D2C	***** ADD*	13,T,(L)
	***** *BOXERR*	MIXAL NOP
083E 07E1	***** OP1 JE	FETCH
	***** *BOXESS*	
083F 0877	***** JE	ADD
0840 0877	***** JE	ADD
	***** *BOXETT*	
0841 08AD	***** JE	MUL
	***** *BOXEUU*	
0842 091C	***** JE	DIV
	***** *BOXEVV*	
0843 0846	***** JE	NCH
	***** *BOXEWW*	

PAGE 213

0844 0AA0	***** JE	SHIFT	
	***** *BOXEXX*		
0845 0AF6	***** JE	MOVE	
	***** *BOXEYY*		
0846 1148	***** NCH LT	DC5	
	***** *BOXEZZ*		
0847 8C2C	***** ADD*	12,T,(L)	
	***** * BOXEA1*		
0848 09D1	***** DC5 JE	NUM	
	***** *BOXEB1*		
0849 0A2B	***** JE	CHAR	
	***** *BOXEC1*		
084A 06FD	***** JE	INT	TEST INTERRUPTS BEFORE HALTING
084B 074E	***** JE	STEP	
	***** *BOXED1*		
084C 07E1	***** JE	FETCH	
	***** *BOXEE1*		
084D 1122	***** INPUT LT	X1221	
	*	TEST FOR ILLEGAL DEVICE CODES, THE ONLY	
	*	DEVICES ALLOWED ARE AS FOLLOWS:	
	*	0E = DISK	
	*	0F = DISK	
	*	10 = CARD READER	
	*	12 = PRINTER	
	*	13 = TTY	
084E 6CF2	CP	12,X1F21	
084F 06F9	JE	ABORT	ILLEGAL CODES 0 = D
0850 6CEF	CP	12,X1EF1	
0851 1457	JP	*+6	CODES E = 10
0852 6CEE	CP	12,X1EE1	
0853 06F9	JE	ABORT	CODE 11

PAGE 214

0854 6CEC
0855 1457
0856 06F9
0857 9D29
0858 275A
0859 872C
085A-08D5-
085B 0BF9
085C 0C03
085D 0C1B
085E 0BD5

OP2

CP	12,XIECI	
JP	*+2	
JE	ABORT	CODES > 13
SBT*	13,T,(T)	
LF	7,OP2	
ADD*	7,T,(L)	
JE-	JBUS-	
JE	IOC	
JE	IN	
JE	OUT	
JE	JRED	

PAGE 215

	*		THIS ROUTINE PUTS THE LEFT HALF OF
	*		THE F SPECIFICATION IN P11
	*		AND PUTS THE RIGHT HALF IN P12
085F 1107	L,R	LT	X1071
0860 EC29		AND*	12,T,(T)
0861 BB20		CPY	11,T
0862 FC20		SFR	12
0863 FC20		SFR	12
0864 FC21		SFR	12,(T)
	*		TEST FOR ILLEGAL F FIELD VALUES
0865 6BFA		CP	11,X1FA1
0866 1468		JP	**2
0867 06F9		JE	ABORT
0868 6CFA		CP	12,X1FA1
0869 146B		JP	**2
086A 06F9		JE	ABORT
086B 1020		RTN	

* ZERO OUT FILES SUB ROUTINE
 * THIS ROUTINE IS USED BY THE ENTER,
 * DIVIDE AND MULTIPLY ROUTINES TO
 * ZERO OUT CONSECUTIVE FILES

086C	BB00	Z11	ZOF	11
086D	BA00		ZOF	10
086E	B900		ZOF	9
086F	B800		ZOF	8
0870	B700		ZOF	7
0871	B600	Z6	ZOF	6
0872	B500		ZOF	5
0873	B400	Z4	ZOF	4
0874	B300		ZOF	3
0875	B200		ZOF	2
0876	1020		RTN	


```

* ADD AND SUBTRACT ROUTINE *****
* THIS IS THE ADD AND SUBTRACT ROUTINES
* OPCODES 01 & 02
*****
* BOXEA *
*****
0877 085F ADD JE L,R SEPERATE LEFT AND RIGHT FIELD
0878 9829 SBT* 11,T,(T)
0879 8760 CPY 7,I,T
*****
* BOXEB *
*****
087A 4C07 TZ 12,X'07' S9GN REQUIRED ??
087B 149A JP AE NO SIGN REQUIRED
*****
* BOXEC *
*****
087C CA03 MOV 10,(N)
087D A902 RMF 9,(M)
*****
* BOXED *
*****
087E 9740 DEC 7
087F 8820 CPY 8,T
*****
* BOXEF *
*****
0880 CB01 AF MOV 11,(T)
0881 8A23 ADD 10,T,(N)
0882 8982 ADD 9,L,(M)
*****
* BOXEG *
*****
0883 1180 LT X'80'
0884 5D01 TN 13,X'01' TEST OPCODE
*****
* BOXEH *
*****
0885 D820 XOR 8,T FLIP SIGN BIT OF M
*****
* BOXEI *
*****
0886 C801 MOV 8,(T)
0887 D138 XOR* 1,C,T EXCLUSIVE OR SIGN BITS
0888 2D06 LF 13,X'06'
*****
* BOXEJ *
*****

```

PAGE 218

0889 5004	TN	0,X'04'	TEST IF SIGNS SAME

	* BOXEK *		

088A 3D10	AF	13,X'10'	SIGNS NOT SAME, SUBTRACT

	*-BOXEL *-		

088B F128	SFR*	1	CLEAR LINK REGISTER TO 0
088C 5707	TN	7,X'07'	TEST P7 = 0
088D 149C	JP	AR	
088E AD06	RMF	13,(U)	U<=P13, READ 1ST BYTE
088F 37FF	AF	7,X'FF'	DECREMENT P7 BY 1
0890 8037	ADD	0,T,C,(S)	DO FIRST EADD

	* BOXEM *		

0891 5707	AM TN	7,X'07'	
0892 149C	JP	AR	

	* BOXEN *		

0893 3DFF	AF	13,X'FF'	

	* BOXEO *		

0894 9A43	DEC	10,(N)	
0895 9982	SBT	9,L,(M)	
0896 AD06	RMF	13,(U)	
0897 37FF	AF	7,X'FF'	

	* BOXEP *		

0898 80B7	ADD	0,T,L,C,(S)	
0899 1491	JP	AM	

	* BOXEE *		

089A 8800	AE ZOF	8	
089B 1480	JP	AF	

	* BOXER *		

089C 3DFF	AR AF	13,X'FF'	SUBTRACT E1-FROM P13
089D 5D06	TN	13,X'06'	TEST P13 > 1
089E 14A3	JP	AS	

	* BOXEY *		

PAGE 219

```

*****
089F CD06      MOV      13,(U)
08A0 8097      ADD      0,L,C,(S)
08A1 3DFF      AF       13,X'FF'
08A2 149D      JP        AR+1

*****
* BOXEU *
*****
08A3 FD80      AS        SFL      13,L      SAVE LINK BIT FOR TESTING
08A4 1600      LU        X'00'
08A5 4D20      TZE       13,X'20'  WERE SIGNS SAME ???
08A6 14AA      JP        AV        SIGNS NOT SAME

*****
* BOXES *
*****
08A7 4D01      TZ        13,X'01'  LINK = 1 ==> OVERFLOW

*****
* BOXET *
*****
OVERFLOW HAS OCCURED

08A8 0D53      JE        OVERFL    GO SET OVERFLOW FLAG
08A9 07E1      JE        FETCH

*****
* BOXEV *
*****
08AA 4D01      AV        TZ        13,X'01'  LINK = 1 ???
08AB 07E1      JE        FETCH    LINK=1 = RESULT IN TRUE FORM
08AC 0D3C      JE        E00      MUST COMPLEMENT RESULT & SIGN

```

```

* MULTOPLY ROUTINE *****
* OPCODE 03
*****
* BOXEA *          SEPARATE F FIELD INTO P11 & P12
*****
08AD 085F      MUL      JE      L,R      SEPERATE (L,R)
*****
* BOXEB *
*****
08AE 4C07      TZ      12,X1071  TEST IF SIGN REQUIRED
08AF 14B5      JP      ME      SIGN NOTEREQUIRED
*****
* BOXEC *
*****
08B0 CA03      MOV      10,(N)
08B1 A902      RMF      9,(M)
08B2 8C40      INC      12
*****
* BOXED *          COMPUTE ALGEBRAIC SIGN OF RESULT
*****
08B3 1000      NOP
08B4 D120      XOR      1,T
*****
* BOXEE *
*****
08B5 1100      ME      LT      X1001  PAGE OUTEINDEX
08B6 06C8      JE      VIA
08B7 1080      SSF
08B8 F721      SFR      7,(T)
08B9 1040      SPF
08BA C120      LOR      1,T      SMMMXXxE = P1
*                                SIGN & MAP PACKED INTO P1
08BB 8B41      INC      11,(T)
08BC 8A29      ADD*     10,T,(T)
08BD 1080      SSF
08BE BD20      CPY      13,T
08BF 1040      SPF
08C0 8981      ADD      9,L,(T)
08C1 1080      SSF
08C2 BC20      CPY      12,T
08C3 1040      SPF
08C4 9C41      DEC      12,(T)      P12 = 1 ==> T
08C5 9B21      SBT      11,T,(T)    P11 + 1 = (P12 = 1) ==> T
08C6 BC20      CPY      12,T      SET UP MAJOR COUNTER
*                                MOVE A REG. (P2 = P6) TO S7 = S 11
08C7 C201      MOV      2,(T)
08C8 1080      SSF
08C9 B720      CPY      7,T

```

PAGE 221

08CA 1040	SPF	
08CB C301	MOV	3,(T)
08CC 1080	SSF	
08CD B820	CPY	8,T
08CE 1040	SPF	
08CF C401	MOV	4,(T)
08D0 1080	SSF	
08D1 B920	CPY	9,T
08D2 1040	SPF	
08D3 C501	MOV	5,(T)
08D4 1080	SSF	
08D5 BA20	CPY	10,T
08D6 1040	SPF	
08D7 C601	MOV	6,(T)
08D8 1080	SSF	
08D9 BB20	CPY	11,T
08DA 0871	JE	Z6 ZERO FILES 6=2
08DB 1040	SPF	
08DC 086C	JE	Z11 ZERO FILES 11 = 2

* BOXEG *

08DD 9C40	MG	DEC	12
-----------	----	-----	----

* BOXEH *

TEST MAJOR COUNTER= ZERO

08DE 5CFF	TN	12,XIFF
-----------	----	---------

08DF 1511	JP	MP	MAJOR COUNTER IS ZERO
-----------	----	----	-----------------------

* BOXEI *

READ IN A BYTE OF MULTIPLIER

08E0 1080	SSF	
08E1 9D43	DEC	13,(N)
08E2 9C82	SBT	12,L,(M)
08E3 A000	RMF	0

* BOXEJ *

08E4 1040	SPF	
08E5 2D08	LF	13,X1081
08E6 1080	SSF	
08E7 B120	CPY	1,T

* BOXEK *

TEST LOW ORDER BIT OF S1

08E8 5101	MK	TN	1,X1011
-----------	----	----	---------

08E9 1500	JP	MM	ZERO BIT/ SHIFT
-----------	----	----	-----------------

* BOXEL *

ONE BIT; ADD & SHIFT

08EA	C801	MOV	11,(T)
08EB	8630	ADD	6,T,C
08EC	CA01	MOV	10,(T)
08ED	85B0	ADD	5,T,C,L
08EE	C901	MOV	9,(T)
08EF	84B0	ADD	4,T,C,L
08F0	C801	MOV	8,(T)
08F1	83B0	ADD	3,T,C,L
08F2	C701	MOV	7,(T)
08F3	82B0	ADD	2,T,C,L
08F4	1040	SPF	
08F5	C801	MOV	11,(T)
08F6	86B0	ADD	6,T,C,L
08F7	CA01	MOV	10,(T)
08F8	85B0	ADD	5,T,C,L
08F9	C901	MOV	9,(T)
08FA	84B0	ADD	4,T,C,L
08FB	C801	MOV	8,(T)
08FC	83B0	ADD	3,T,C,L
08FD	C701	MOV	7,(T)
08FE	82B0	ADD	2,T,C,L
08FF	1080	SSF	

* BOXEM *

0900	F800	MM	SFL	11
0901	FA80		SFL	10,L
0902	F980		SFL	9,L
0903	F880		SFL	8,L
0904	F780		SFL	7,L
0905	1040		SPF	
0906	F880		SFL	11,L
0907	FA80		SFL	10,L
0908	F980		SFL	9,L
0909	F880		SFL	8,L
090A	F780		SFL	7,L
090B	9040		DEC	13

* BOXEN *

090C	5D0F	TN	13,X10F1
090D	14DD	JP	MG

* BOXEO *

090E	1080	SSF	
------	------	-----	--

PAGE 223

090F F120
0910 14E8

SFR 1
JP MK

* BOXEP *

0911 C101
0912 1080
0913 B720
0914 F700
0915 2180
0916 E120
0917 1040
0918 2180
0919 E120

MP MOV 1,(T)
SSF
CPY 7,T
SFL 7
LF 1,X1801
AND 1,T
SPF
LF 1,X1801
AND 1,T

RESTORE MAP

RESTORE SIGN OF X

RESTORE SIGN OF A

* BOXES *

091A 1600
091B 07E1

LU X1001
JE FETCH

```

* DIVIDE ROUTINE *****
* OPCODE 04
*****
* BOXEA *
*****
091C 085F      DIV      JE      L,R      SEPERATE (L/R)
091D C101      MOV      1,(T)
091E 1080      SSF
091F B120      CPY      1,T
0920 1040      SPF

*****
* BOXEB *      TEST IF SIGN REQUIRED
*****
0921 4C0F      TZ      12,X10F1
0922 1529      JP      DE

*****
* BOXEC *      SIGN IS REQUIRED
*****
0923 CA03      MOV      10,(N)
0924 A902      RMF      9,(M)

*****
* BOXED *      COMPUTE ALGEBRAIC SIGN OF RESULT
*****
0925 8C40      INC      12
0926 D120      XOR      1,T
0927 5B07      TN      11,X1071  TEST FOR(0,0) CASE
0928 156F      JP      DI      DIVIDE BY ZERO ATTEMPTD

*****
* BOXEE *
*****
0929 1100      DE      LT      X1001
092A 06C8      JE      VIA      PAGE OUTINDEX
092B 8B49      INC*     11,(T)
092C 8A29      ADD*     10,T,(T)
092D 1080      SSF
092E BD20      CPY      13,T
092F 1040      SPF
0930 8981      ADD      9,L,(T)
0931 1080      SSF
0932 BC20      CPY      12,T
0933 F721      SFR      7,(T)
0934 C120      LOR      1,T
0935 1040      SPF
0936 CC01      MOV      12,(T)
0937 9B21      SBT      11,T,(T)
0938 BC60      CPY      12,I,T
0939 2D0C      LF      13,X10C1
093A C201      MOV      2,(T)

```


PAGE 225

093B	B720	CPY	7,T	
093C	C301	MOV	3,(T)	
093D	B820	CPY	8,T	
093E	C401	MOV	4,(T)	
093F	B920	CPY	9,T	
0940	C501	MOV	5,(T)	
0941	BA20	CPY	10,T	
0942	C601	MOV	6,(T)	
0943	B820	CPY	11,T	
0944	1080	SSF		
0945	C201	MOV	2,(T)	
0946	1040	SPF		
0947	B220	CPY	2,T	
0948	1080	SSF		
0949	C301	MOV	3,(T)	
094A	1040	SPF		
094B	B320	CPY	3,T	
094C	1080	SSF		
094D	C401	MOV	4,(T)	
094E	1040	SPF		
094F	B420	CPY	4,T	
0950	1080	SSF		
0951	C501	MOV	5,(T)	
0952	1040	SPF		
0953	B520	CPY	5,T	
0954	1080	SSF		
0955	C601	MOV	6,(T)	
0956	1040	SPF		
0957	B620	CPY	6,T	
0958	1080	SSF		
0959	086C	JE	Z11	ZERO FILES 11 = 2
095A	1040	SPF		

* BOXEF *

095B	5C0F	DF	TN	12,X10F1
095C	1567		JP	DH

* BOXEG *

095D	1080	SSF		
095E	9D43	DEC	13,(N)	
095F	9C82	SBT	12,L,(M)	
0960	1040	SPF		
0961	AD46	RMF	13,D,(U)	
0962	9C40	DEC	12	
0963	1080	SSF		
0964	B027	CPY	0,T,(S)	

PAGE 226

0965 1040
0966 155B

SPF
JP DF

* BOXEH * TEST IF DIVISOR IS ZERO

0967 1080
0968 CB11
0969 CA91
096A C991
096B C891
096C C791
096D 5004
096E 1576

DH SSF
MOV= 11,C,(T)
MOV 10,C,L,(T)
MOV 9,C,L,(T)
MOV 8,C,L,(T)
MOV 7,C,L,(T)
TN 0,X'04'
JP DJ1

* BOXEI * DIVIDE BY ZERO ATTEMPTED

096F C101
0970 B720
0971 F700
0972 1180
0973 E120
0974 0D53
0975 1600

DI MOV 1,(T)
CPY 7,T
SFL 7
LT X'80'
AND 1,T RESTORE SIGN
JE OVERFL GO SET OVERFLOW FLAG
LU X'00'

* BOXEDJ1 * TEST IF A > M OR A = M

0976 CB01
0977 1040
0978 9B38
0979 1080
097A CA01
097B 1040
097C 9A88
097D 1080
097E C901
097F 1040
0980 9988
0981 1080
0982 C801
0983 1040
0984 9888
0985 1080
0986 C701
0987 1040
0988 9788
0989 1080
098A 4004
098B 156F

DJ1 MOV 11,(T)
SPF
SBT* 11,C,T
SSF
MOV 10,(T)
SPF
SBT* 10,C,L,T
SSF
MOV 9,(T)
SPF
SBT* 9,C,L,T
SSF
MOV 8,(T)
SPF
SBT* 8,L,C,T
SSF
MOV =7,(T)
SPF
SBT* 7,L,C,T
SSF
TZE 0,X'04' A = M ???
JP DI OVERFLOW WILL OCCUR

PAGE 227

098C FC00	SFL	12	GET LINK BIT
098D 4C01	TZE	12,X1011	LINK = 1 ==> POSITIVE RESULT
098E 156F	JP	DI	POSITIVE RESULT ==> A > M

* BOXEJ *			

098F 1040	SPF		
0990 2D51	LF	13,X1511	

* BOXEN *			

0991 1690	LU	X1901	
0992 F600	SFL	6	
0993 15A8	JP	DS	

* BOXEO *			

0994 1080	DO	SSF	
0995 C801	MOV	11,(T)	
0996 8627	ADD	6,T,(S)	
0997 CA01	MOV	10,(T)	
0998 85A7	ADD	5,T,L,(S)	
0999 C901	MOV	9,(T)	
099A 84A7	ADD	4,T,L,(S)	
099B C801	MOV	8,(T)	
099C 83A7	ADD	3,T,L,(S)	
099D C701	MOV	7,(T)	
099E 82B7	ADD	2,T,L,C,(S)	

* BOXEP *			

099F FC80	SFL	12,L	
09A0 CC01	MOV	12,(T)	
09A1 BD20	CPY	13,T	S13 <== LINK BIT
09A2 1600	LU	X1001	ASSUME NEGATIVE RESULT
09A3 4C01	TZE	12,X1011	LINK = 1 ==> POSITIVE RESULT
09A4 1690	LU	X1901	POSITIVE RESULT
09A5 FC20	SFR	12	PUT VALUE BACK IN LINK REG.
09A6 1040	SPF		

* BOXES *			

09A7 F680	SFL	6,L	LINK BITECONTAINS RIGHT VALUE
09A8 F580	DS	SFL	5,L
09A9 F480		SFL	4,L
09AA F380		SFL	3,L
09AB F280		SFL	2,L
09AC FB80		SFL	11,L

PAGE 228

09AD	FA80	SFL	10,L
09AE	F980	SFL	9,L
09AF	F880	SFL	8,L
09B0	F780	SFL	7,L

 * BOXET *

09B1	3DFF	AF	13,XIFFI
09B2	5DFF	TN	13,XIFFI
09B3	158B	JP	DU
09B4	1080	SSF	
09B5	F680	SFL	6,L
09B6	F580	SFL	5,L
09B7	F480	SFL	4,L
09B8	F380	SFL	3,L
09B9	F280	SFL	2,L
09BA	1594	JP	DO

 * BOXEU *

09BB	1080	DU	SSF	
09BC	4D01	BU	TZE	13,X1011 LINK = 1 ==> POSITIVE RESULT
09BD	15CA	JP	DW	POSITIVE RESULT

 * BOXEV *

NEGATIVE RESULT

09BE	CB01	MOV	11,(T)
09BF	8620	ADD	6,T
09C0	CA01	MOV	10,(T)
09C1	85A0	ADD	5,L,T
09C2	C901	MOV	9,(T)
09C3	84A0	ADD	4,L,T
09C4	C801	MOV	8,(T)
09C5	83A0	ADD	3,L,T
09C6	C701	MOV	7,(T)
09C7	82B0	ADD	2,L,C,T
09C8	FD80	SFL	13,L
09C9	15BC	JP	BU

S13 <== LINK BIT

 * BOXEW *

POSITIVE RESULT

09CA	C101	DW	MOV	1,(T)
09CB	8720		CPY	7,T
09CC	F700		SFL	7
09CD	1180		LT	X1801
09CE	E120		AND	1,T
09CF	1600		LU	X1001
09D0	07E1		JE	FETCH

PAGE 229

09D0 07E1

* NUM ROUTINE *****
* THIS ROUTINE TAKES 10 CHARACTERS IN THE A & XREG,
* AND CONVERTS THEM TO THEIR BINARY EQUIVALENT

* BOXEA *

09D1: B000-

NUM ZOF 13
ZOF 12
ZOF 11
LF 7,X1E11

09D2 BC00

09D3 BB00

09D4 27E1

* BOXEB *

09D5 8746

NB INC 7,(U)

* BOXEC *

09D6 6719

09D7 1C13

CP 7,X1191
JP ND

* BOXEJ *

09D8 27E1

09D9 B900

09DA BA00

LP 7,X1E11
ZOF 9
ZOF 10

* BOXEK *

09DB 8746

NK INC 7,(U)

* BOXEM *

09DC 110F

09DD 1080

09DE 0029

09DF 1040

LT X10F1
SSF
EOT* 0,T,(T)
SPF

* BOXEN *

09E0 8D20

09E1 8C80

09E2 8B80

09E3 8A80

09E4 8981

ADD 13,T
ADD 12,L
ADD 11,L
ADD 10,L
ADD 9,L,(T)

* BOXEL *

09E5 671A

CP 7,X11A1

PAGE 230

09E6 15F2

JP NO

* BOXES *

09E7 B220

CPY 2,T

09E8 CA01

MOV 10,(T)

09E9 B320

CPY 3,T

09EA CB01

MOV 11,(T)

09EB B420

CPY 4,T

09EC CC01

MOV 12,(T)

09ED B520

CPY 5,T

09EE CD01

MOV 13,(T)

09EF B620

CPY 6,T

* BOXEU *

09F0 1600

LU X1001

09F1 07E1

JE FETCH

* BOXEO *

09F2 B220

NO CPY 2,T

09F3 CA01

MOV 10,(T)

09F4 B320

CPY 3,T

09F5 CB01

MOV 11,(T)

09F6 B420

CPY 4,T

09F7 CC01

MOV 12,(T)

09F8 B520

CPY 5,T

09F9 CD01

MOV 13,(T)

* BOXEP *

09FA FD00

SFL 13

09FB FC80

SFL 12,L

09FC FB80

SFL 11,L

09FD FA80

SFL 10,L

09FE F980

SFL 9,L

09FF FD00

SFL 13

0A00 FC80

SFL 12,L

0A01 FB80

SFL 11,L

0A02 FA80

SFL 10,L

0A03 F980

SFL 9,L

* BOXEQ *

0A04 8D20

ADD 13,T

0A05 C501

MOV 5,(T)

0A06 8CA0

ADD 12,T,L

PAGE 231

0A07	C401	MOV	4,(T)
0A08	8BA0	ADD	11,T,L
0A09	C301	MOV	3,(T)
0A0A	8AA0	ADD	10,T,L
0A0B	C201	MOV	2,(T)
0A0C	89A0	ADD	9,T,L

* BOXER *

0A0D	FD00	SFL	13
0A0E	FC80	SFL	12,L
0A0F	FB80	SFL	11,L
0A10	FA80	SFL	10,L
0A11	F981	SFL	9,L,(T)
0A12	15DB	JP	NK

* BOXED *

0A13	110F	ND	LT	X10F1
0A14	0029		EOT*	0,T,(T)

* BOXEE *

0A15	8D20	ADD	13,T
0A16	8C80	ADD	12,L
0A17	8B81	ADD	11,L,(T)

* BOXEF *

0A18	8B20	CPY	8,T
0A19	CC01	MOV	12,(T)
0A1A	B920	CPY	9,T
0A1B	CD01	MOV	13,(T)

* BOXEG *

0A1C	FD00	SFL	13
0A1D	FC80	SFL	12,L
0A1E	FB80	SFL	11,L
0A1F	FD00	SFL	13
0A20	FC80	SFL	12,L
0A21	FB80	SFL	11,L

* BOXEH *

0A22	8D20	ADD	13,T
0A23	C901	MOV	9,(T)
0A24	8CA0	ADD	12,L,T

PAGE 232

0A25 C801
0A26 8BA0

MOV 8,(T)
ADD 11,T,L

* BOXEI *

0A27 FD00
0A28 FC80
0A29 FB80
0A2A 15D5

SFL 13
SFL 12,L
SFL 11,L
JP NB

★ CHAR ROUTINE ★★★★★★★★★★★★★★★★★★★★★★★★★★★★★★★★★★
 ★ THIS ROUTINE TAKES A 40 BIT BINARY NUMBER IN THE
 ★ A REG, AND CONVERTS IT INTO 10 ASCII CHARACTERS
 ★ OPCODE 05

★★★★★★★

★ BOXEA ★ SUBTRACT 254,0BE,3FF FROM A REG,
 ★NOTE THIS IS THE HEXENUMBER = 9,999,999,999 DEC,
 ★★★★★★★

0A2B 11FF
 0A2C 9638
 0A2D 11E3
 0A2E 9588
 0A2F 110B
 0A30 9488
 0A31 1154
 0A32 9388
 0A33 1102
 0A34 92B8

CHAR LT X1FF!
 SBT* 6,T,C
 LT X1E3!
 SBT* 5,T,L,C
 LT X10B!
 SBT* 4,L,T,C
 LT X154!
 SBT* 3,L,T,C
 LT X102!
 SBT* 2,T,L,C

★★★★★★★

★ BOXEB ★

★★★★★★★

0A35 F780
 0A36 5701
 0A37 1C3A
 0A38 5004
 0A39 0D53

SFL 7,L
 TN 7,X1011 TEST LINK BIT
 JP HD
 TN 0,X1041 TEST ZERO
 JE OVERFL GO SET OVERFLOW FLAG

★★★★★★★

★ BOXED ★

★★★★★★★

0A3A C201
 0A3B B720
 0A3C C301
 0A3D B820
 0A3E C401
 0A3F B920
 0A40 C501
 0A41 BA20
 0A42 C601
 0A43 BB20

HD MOV 2,(T)
 CPY 7,T
 MOV 3,(T)
 CPY 8,T
 MOV 4,(T)
 CPY 9,T
 MOV 5,(T)
 CPY 10,T
 MOV 6,(T)
 CPY 11,T

★★★★★★★

★ BOXEE ★

★★★★★★★

0A44 1100
 0A45 06C8
 0A46 1080
 0A47 F701
 0A48 C120
 0A49 2C07

LT X100!
 JE VIA
 SSF
 SFL 7,(T)
 LOR 1,T
 LF 12,X107! LOAD CHARACTERCOUNTER

PAGE 234

0A49 2C07

* BOXEF *

0A4A 1600
0A4B 0A66
0A4C 9C46
0A4D 1180
0A4E CB21
0A4F B027
0A50 6CFD
0A51 1C53
0A52 1C4A

HF LU X1001
JE ,5BY10
DEC 12,(U)
LT X1B01
LOR 11,T,(T)
CPY 0,T,(S)
CP 12,X1FD1
JP HH
JP HF

LOAD MASK, DECREMENTCOUNTER

PICK UP NEXT ASCII CHARACTER

* BOXEH *

0A53 2C07
0A54 1600
0A55 0A66
0A56 9C46
0A57 1180
0A58 CB21
0A59 1040
0A5A B027
0A5B 1080
0A5C 6CFD
0A5D 1C5F
0A5E 1C54

HH LF 12,X1071
LU X1001
JE ,5BY10
DEC 12,(U)
LT X1B01
LOR 11,T,(T)
SPF
CPY 0,T,(S)
SSF
CP 12,X1FD1
JP HI
JP HH+1

* BOXEI *

0A5F 1080
0A60 F129
0A61 B720
0A62 1180
0A63 E120

HI SSF
SFR* 1,(T)
CPY 7,T
LT X1B01
AND 1,T

* BOXEJ *

0A64 1600
0A65 07E1

LU X1001
JE FETCH

```

*      THIS IS A 5 BYTE DIVIDE ROUTINE
*****
* BOXEA *
*****
0A66 1080      ,5BY10 SSF
0A67 B700      ZOF      7
0A68- B800      ZOF      8
0A69 B900      ZOF      9
0A6A BA00      ZOF     10
0A6B BB00      ZOF     11
0A6C 1040      SPF
0A6D 2C23      LF      12,X123!  # OF TIMES THRU ROUTINE
*****
* BOXEAA*
*****
0A6E 2D06      LF      13,X106!
0A6F FB00      TAA      SFL      11
0A70 FA80      SFL     10,L
0A71 F980      SFL      9,L
0A72 F880      SFL      8,L
0A73 F780      SFL      7,L
0A74 9D40      DEC      13
0A75 4DFF      TZ      13,X1FF!
0A76 1C6F      JP      TAA
*****
* BOXEB *
*****
0A77 1690      LU      X190!      SET UP SUBTRACT
0A78 FB00      SFL      11
0A79 110A      LT      X10A!      LOAD T WITH SUBTREND
0A7A 1C87      JP      TE          JUMP TO SHIFTEROUTINE
*****
* BOXEC *
*****
0A7B 8827      TC      ADD     11,T,(S)
0A7C 8A87      ADD     10,L,(S)
0A7D 8987      ADD     9,L,(S)
0A7E 8887      ADD     8,L,(S)
0A7F 8787      ADD     7,L,(S)
*****
* BOXED *
*****
*      LINK = 0 ==> NEGATIVE RESULT
*      LINK = 1 ==> POSITIVE RESULT
*
0A80 FD80      SFL      13,L
0A81 FD28      SFR*     13
0A82 1600      LU      X100!      ASSUME NEGATIVE RESULT
0A83 4D01      TZ      13,X101!  LINK = 1 ==> POSITIVE

```

PAGE 236

0A84 1690
0A85 1040

LU X'90'
SPF

POSITIVE RESULT

* BOXEE *

0A86 FB80
0A87 FA80
0A88 F980
0A89 F880
0A8A F780

SFL 11,L
TE SFL 10,L
SFL 9,L
SFL 8,L
SFL 7,L

LINK BITECONTAINS RIGHTVALUE

* BOXEF *

0A8B 3CFF
0A8C SCFF
0A8D 1C95
0A8E 1080
0A8F FB80
0A90 FA80
0A91 F980
0A92 F880
0A93 F780
0A94 1C78

AF 12,X'FF'
TN 12,X'FF'
JP TG
SSF
SFL 11,L
SFL 10,L
SFL 9,L
SFL 8,L
SFL 7,L
JP TG

DECREMENTCOUNTER
FINISHED???
RETURN

* BOXEG *

FINISHED DIVIDING, GET REMAINDER +VE

0A95 1080
0A96 4D01
0A97 1020

TG SSF
TZ
RTN

13,X'01' LINK = 1 ==> POSITIVE RESULT

* BOXEH *

REMAINDER IS NEGATIVE

0A98 110A
0A99 8820
0A9A 8A80
0A9B 8980
0A9C 8880
0A9D 8780
0A9E 1600
0A9F 1C97

LT X'0A'
ADD 11,T
ADD 10,L
ADD 9,L
ADD 8,L
ADD 7,L
LU X'00'
JP TG+2

```

* SHIFTEROUTINE *****
* THIS ROUTINE HANDLES THE SHIFTERINSTRUCTIONS
* OPCODE 06
*****
* BOXEA1*
*****
0AA0 C911 SHIFT MOV 9,C,(T)
0AA1 CA91      MOV 10,C,L,(T)
0AA2 4004      TZ 0,X1041 TEST IF 0 BYTES TO SHIFT
0AA3 07E1      JE FETCH NO OPERATION, RETURN
*****
* BOXEA *
*****
0AA4 4C01      TZE 12,X1011 TEST FOR SHIFTER RIGHT COMMAND
0AA5 1CCF      JP SL, SHIFT RIGHT
*****
* BOXEB *
*****
0AA6 5C04      SB TN 12,X1041 TEST FOR CIRCULAR SHIFT
0AA7 1CAC      JP SD NON=CIRCULAR SHIFT
*****
* BOXEC *
*****
0AA8 C201      MOV 2,(T)
0AA9 1080      SSF
0AAA BB20      CPY 11,T
0AAB 1CAE      JP SE
*****
* BOXED *
*****
0AAC 1080      SD SSF
0AAD BB00      ZOF 11
*****
* BOXEE *
*****
0AAE 1040      SE SPF
0AAF C301      MOV 3,(T)
0AB0 B220      CPY 2,T
0AB1 C401      MOV 4,(T)
0AB2 B320      CPY 3,T
0AB3 C501      MOV 5,(T)
0AB4 B420      CPY 4,T
0AB5 C601      MOV 6,(T)
0AB6 B520      CPY 5,T
*****
* BOXEH *
*****
0AB7 B600      ZOF 6 ASSUME SLA COMMAND

```

PAGE 238

0AB7 B600

* BOXEF *

0AB8 5C06

0AB9 1CCA

TN
JP

12,X1061 TEST IF SLA COMMAND
SI, SLA COMMAND

* BOXEG *

SLAXEOR SLC COMMAND

0ABA 1080

0ABB C201

0ABC 1040

0ABD B620

0ABE 1080

0ABF C301

0AC0 B220

0AC1 C401

0AC2 B320

0AC3 C501

0AC4 B420

0AC5 C601

0AC6 B520

0AC7 C801

0AC8 B620

0AC9 1040

SSF
MOV 2,(T)
SPF
CPY 6,T
SSF
MOV 3,(T)
CPY 2,T
MOV 4,(T)
CPY 3,T
MOV 5,(T)
CPY 4,T
MOV 6,(T)
CPY 5,T
MOV 11,(T)
CPY 6,T
SPF

* BOXEI *

DECREMENT COUNTER

0ACA 9A50

0ACB 9990

SI, DEC 10,C
8BT 9,L,C

* BOXEJ *

0ACC 5004

0ACD 1CA6

TN
JP

0,X1041 TEST RESULT
SB NON-ZERO RESULT

* BOXEK *

ZERO RESULT

0ACE 07E1

JE

FETCH

* BOXEL *

RIGHT SHIFT ROUTINE

0ACF 5C04

0AD0 1CF2

SL, TN
JP

12,X1041 TEST IF CIRCULAR COMMAND
SN, NON-CIRCULAR COMMAND

* BOXEM *

CIRCULAR COMMAND

0AD1 1080

0AD2 C601

SSF
MOV 6,(T)

PAGE 239

0AD3 1040
0AD4 B720

SPF
CPY 7,T

* BOXEP *

SHIFT SECONDARY FILES (XREG,)

SP SSF

0AD5 1080
0AD6 C501
0AD7 B620
0AD8 C401
0AD9 B520
0ADA C301
0ADB B420
0ADC C201
0ADD B320
0ADE 1040
0ADF C601
0AE0 1080
0AE1 B220
0AE2 1040

MOV 5,(T)
CPY 6,T
MOV 4,(T)
CPY 5,T
MOV 3,(T)
CPY 4,T
MOV 2,(T)
CPY 3,T
SPF
MOV 6,(T)
SSF
CPY 2,T
SPF

* BOXEQ *

SHIFT PRIMARY FILES (A REG,)

SQ, MOV

0AE3 C501
0AE4 B620
0AE5 C401
0AE6 B520
0AE7 C301
0AE8 B420
0AE9 C201
0AEA B320
0AEB C701
0AEC B220

5,(T)
CPY 6,T
MOV 4,(T)
CPY 5,T
MOV 3,(T)
CPY 4,T
MOV 2,(T)
CPY 3,T
MOV 7,(T)
CPY 2,T

* BOXER *

DECREMENTCOUNTER

0AED 9A50
0AEE 9990

DEC 10,C
SBT 9,L,C

* BOXER *

TEST IF RESULT ZERO

0AEF 4004
0AF0 07E1
0AF1 1CCF

TZ 0,X1041
JE FETCH ZERO RESULT
JP SL, NON=ZERO RESULT

* BOXEN *

NON=CIRCULAR SHIFT

0AF2 B700

SN, ZOF 7

PAGE 240

	* BOXED *	TEST IF SRA OR SRAXECOMMAND

0AF3 5C02	TN	12,X1021
0AF4 1CE3	JP	SQ, SRA COMMAND
0AF5 1CDS	JP	SP SRAXECOMMAND


```

* MOV ROUTINE*****
* OPCODE 07
*****
* BOXEA *
*****
0AF6 1101      MOV     LT      X1011
0AF7 06C8      JE       VIA-    PAGE IN INDEX#1
*              MOVE INDEX#1 (S9,S10) TO P7, P8
*              SSF
*              MOV      9,(T)
0AF8 1080      SSF
0AF9 C901      MOV
0AFA 1040      SPF
0AFB B720      CPY      7,T
0AFC 1080      SSF
0AFD CA01      MOV      10,(T)
0AFE 1040      SPF
0AFF B820      CPY      8,T
*              ADJUST CONTENTS OF INDEX#1
*              INDEX#1<==INDEX#1 + F (# OF WORDS MOVED)
0B00 CC01      MOV
0B01 1080      SSF
0B02 8A20      ADD      10,T
0B03 8980      ADD      9,L
0B04 1040      SPF
*              CONVERT # OF WORDS (MIXAL) TO TRANSFER
*              TO # OF BYTES (MICRODATA) TO TRANSFER
*              F <== F * 8
0B05 FC00      SFL      12
0B06 FC00      SFL      12
0B07 FC00      SFL      12
*              CONVERT MIXAL ADDRESS FROM INDEX#1
*              TO MICRODATA ADDRESS
*              MICRODATA ADDRESS = MIXAL ADDRESS * 8
0B08 F800      SFL      8
0B09 F780      SFL      7,L
0B0A F800      SFL      8
0B0B F780      SFL      7,L
0B0C F800      SFL      8
0B0D F780      SFL      7,L
*              SET UP ADDRESSES FOR READ WRITE LOOP
0B0E 9840      DEC      8
0B0F 9780      SBT      7,L
0B10 9A40      DEC      10
0B11 9980      SBT      9,L
0B12 2B05      LF       11,X1051 SKIP MASK
*              SENDING ADDRESS IN P9, P10
*              RECEIVING ADDRESS IN P7, P8
*              BYTE COUNTER IN P12
*****

```

PAGE 242

	* BOXEC *	READ WRITE LOOP	

0B13 8A43	R,W INC	10,(N)	
0B14 A982	RMF	9,L,(M)	READ A BYTE

	* BOXEE *		

0B15 8843	INC	8,(N)	
0B16 A792	WMF	7,L,(M)	WRITE A BYTE

	* BOXED *		

0B17 9C40	DEC	12	ADJUST BYTE COUNTER

	* BOXEB1 *		

0B18 1105	LT	X'051	LOAD T WITH SKIP MASK
0B19 EA29	AND*	10,T,(T)	
0B1A DB38	XOR*	11,T,C	TEST IF TIME TO SKIP 2 BYTES
0B1B 4004	TZ	0,X'041	TIME TO SKIP TWO BYTES??
0B1C 1D20	JP	,SKIP	YES

	* BOXEB *		

0B1D 4CFF	MB TZ	12,X'FF1	TRANSFEREDONE??
0B1E 1D13	JP	R,W	

	* BOXEF *		

0B1F 07E1	JE	FETCH	

	* BOXEG *	SKIP TWO BYTES	

0B20 1102	,SKIP LT	X'021	
0B21 8A20	ADD	10,T	INCREMENT\$SOURCE ADDRESS
0B22 8980	ADD	9,L	
0B23 8820	ADD	8,T	INCREMENT\$TARGET ADDRESS
0B24 8780	ADD	7,L	
0B25 9C20	SBT	12,T	INCREMENT\$COUNTER
0B26 1D1D	JP	MB	

```

*      LOAD ROUTINE
*      THIS ROUTINE HANDLES ALL 16 LOAD COMMANDS
*
*****
*BOXEA*      PUT RIGHT FIELD SPEC IN P11, LEFT FIELD
*****
0B27 085F-   LOAD= JE      L,R=      SEPERATE (L;R)
*****
*BOXEB*      TEST=IS SIGN BYTE REQUIRED?
*****
0B28 2780    LF      7,X'80'
0B29 4C07    TZ      12,X'07'
0B2A 1D6C    JP      LD      JUMP TO BOXED
*****
*BOXEC*      READ IN SIGN BYTE
*****
0B2B CA03    MOV      10,(N)
0B2C C902    MOV      9,(M)
0B2D ACC0    RMF      12,I
*****
*BOXEE*      TEST=LOAD NEGATIVE COMMAND?
*****
0B2E 5D10    LE      TN      13,X'10'
0B2F 1D31    JP      LG      JUMP TO BOXEG
*****
*BOXEF*      FLIP SIGN BIT IN T
*****
0B30 D729    XOR*     7,T,(T)
*****
*BOXEG*
*****
0B31 E729    LG      AND*     7,T,(T)  AND OFF SIGN
0B32 C020    LOR      13,T
0B33 1601    LU      X'01'
0B34 2801    LF      8,X'01'
0B35 2705    LF      7,X'05'
0B36 CC01    MOV      12,(T)
0B37 9B29    SBT*     11,T,(T)
0B38 9720    SBT      7,T
*****
*BOXEH*      TEST=LOAD A COMMAND?
*****
0B39 5D07    TN      13,X'07'
0B3A 1D59    JP      LS      JUMP TO BOXES
*****
*BOXEI*      TEST= LOAD INDEXECOMMAND?
*****
0B3B 1107    LT      X'07'

```

PAGE 244

0B3C ED29	AND*	13,T,(T)	
0B3D 1080	SSF		
0B3E 2007	LF	13,X1071	
0B3F DD38	XOR*	13,T,C	
0B40 1040	SPF		
0B41 4004	TZ	0,X1041	
0B42 1056	JP	LR-	JUMP TO BOXER= LOAD XEINSTRUC

BOXEJ			

0B43 5807	TN	11,X1071	
0B44 1D6E	JP	LL	JUMP TO BOXEL

*BOXEK *			

0B45 CC01	MOV	12,(T)	
0B46 9829	LK SBT*	11,T,(T)	
0B47 8720	CPY	7,T	
0B48 67FE	CP	7,X1FE1	
0B49 104C	JP	LN	

*BOXEM *			

0B4A 8C41	INC	12,(T)	
0B4B 1D46	JP	LK	

*BOXEN *			

0B4C CB01	LN MOV	11,(T)	
0B4D DC38	XOR*	12,T,C	
0B4E 2701	LF	7,X1011	

*BOXEO *			

0B4F 4004	TZ	0,X1041	

*BOXEP *			

0B50 8740	INC	7	

*BOXEQ *			

0B51 1600	LQ LU	X1001	
0B52 06C4	JE	PAGE	GO PAGE IN INDEXEREGISTER
0B53 1040	SPF		
0B54 2808	LF	8,X1081	
0B55 1608	LU	X1081	

PAGE 245

```

*BOXER *
*****
0B56 CD01      LR      MOV      13,(T)
0B57 1080      SSF
0B58 BD20      CPY      13,T
*****
*BOXES *
*****
0B59 1180      LS      LT      X'801
0B5A ED29      AND*     13,T,(T)
0B5B B027      CPY      0,T,(S)
0B5C 1040      SPF
0B5D CC01      MOV      12,(T)
0B5E 8A23      ADD      10,T,(N)
0B5F 8982      ADD      9,L,(M)
0B60 9B29      SBT*     11,T,(T)
0B61 BC60      CPY      12,I,T
0B62 1100      LT      X'001      ZERO T
*****
* BOXET *
*****
0B63 8846      LT      INC      8,(U)
0B64 9750      DEC      7,C
*****
*BOXEU*      TEST LOOP VARIABLE
*****
0B65 4006      TZ      0,X'061
0B66 1070      JP      LW      JUMP TO BOXEW
*****
*BOXEV *      TEST= LOAD A COMMAND?
*****
0B67 4D07      TZE      13,X'071
*****
*BOXEX *
*****
0B68 1080      SSF
*****
*BOXEAA*
*****
0B69 B027      CPY      0,T,(S)
0B6A 1040      SPF
0B6B 1D63      JP      LT
*****
*BOXED *
*****
0B6C 1100      LD      LT      X'001
0B6D 1D2E      JP      LE
*****

```

PAGE 246

	*BOXEL *		

0B6E 2703	LL	LP	7,X'031
0B6F 1051		JP	LQ

	*BOXEW *		

0B70 5B07	LW	TN	11,X'071

	*BOXEY *		

0B71 107E		JP	LFF

	*BOXEZ *		

0B72 A001	LZ	RMF	0,(T)

	BOXEBB		TEST FOR LOAD A COMMAND

0B73 4007		TZ	13,X'071

	BOXECC		

0B74 1080		SSF	

	BOXEDD		

0B75 B027		CPY	0,T,(S)
0B76 1040		SPF	
0B77 9C50		DEC	12,C

	BOXEEE		TEST LOOP VARIABLE P12

0B78 4006		TZ	0,X'061
0B79 107E		JP	LFF
			RETURN

	BOXEGG		

0B7A 8A43		INC	10,(N)
0B7B 8982		ADD	9,L,(M)
0B7C 8846		INC	8,(U)
0B7D 1072		JP	LZ

	BOXEFF		

0B7E 1600	LFF	LU	X'001
0B7F 07E1		JE	FETCH

PAGE 247

0B7F 07E1

*STORE ROUTINE *****

*

* THIS IS THE STORE ROUTINE IT HANDLES ALL STORE COM

*

* BOXEA *

0B80 085F

STORE JE L,R SEPERATE (L,R)

* BOXEB *

0B81 9829

SBT* 11,T,(T)

0B82 B760

CPY 7,T,I

0B83 CC01

MOV 12,(T)

0B84 8A23

ADD 10,T,(N)

0B85 8982

ADD 9,L,(M)

* BOXEC *

0B86 6DE7

CP 13,XIE7I

0B87 1D99

JP SG JUMP TO BOXEO: STORE A

0B88 6DE1

CP 13,XIE1I

0B89 1DAF

JP SQ JUMP TO BOXEQ: STORE INDEX

* BOXED&E *

0B8A 6DE0

CP 13,XIE0I

0B8B 1D99

JP SG JUMP TP BOXEG: STORE X

0B8C 6DDF

CP 13,XIDFI

0B8D 1D91

JP SF JUMP TO BOXEF: STORE J
NO JUMP IMPLIES: STORE ZERO

*

* BOXEH *

0B8E 8740

INC 7

0B8F 8740

INC 7

0B90 1DB6

JP SXE JUMP TO BOXEX

* BOXEF *

0B91 4CFF

SF TZ 12,XIFFI

0B92 1D97

JP *+5

0B93 A750

WMF 7,D

0B94 1100

LT X100I

0B95 8A43

INC 10,(N)

0B96 8982

ADD 9,L,(M)

0B97 2CCD

LF 12,X100I

0B98 1DB4

JP SU

PAGE 248

0B98 1DB4

* BOXEG *

0B99 CC01
0B9A 8820
0B9B 2CC7
0B9C C701
0B9D 9C26

SG MOV 12,(T)
CPY 8,T
LF 12,X1C71
MOV 77(T)
SBT 12,T,(U)

* BOXEDD *

0B9E 5807
0B9F 16C1
0BA0 1DA2

TN 8,X1071
LU X1C11
JP SJ

* BOXEI *

0BA1 8C46

SI INC 12,(U)

* BOXEJ *

0BA2 6DE7
0BA3 1DA5

SJ CP 13,X1E71
JP SL JUMP TO BOXEL:STORE A

* BOXEK *

0BA4 1080

SSF

* BOXEL *

0BA5 0001
0BA6 1040

SL EOT 0,(T)
SPF

* BOXEM *

0BA7 A750

WMF 7,0

* BOXEN *

0BA8 570F

SN TN 7,X10F1

* BOXEP *

0BA9 1DAD

JP SEN

* BOXEO *

0BAA 8A43

INC 10,(N)

PAGE 249

0BAB 8982
0BAC 10A1

ADD 9,L,(M)
JP SI

* RETURN TO FETCH ROUTINE

0BAD 1600
0BAE-07E8

SEND LU X1001
JE FETCH

* BOXEQ *

0BAF 06C4
0BB0 1040

SQ JE PAGE GO PAGE IN INDEX REGISTER
SPF

* BOXER *

0BB1 5C07
0BB2 10C9

TN 12,X1071
JP ST

* BOXES *

0BB3 2CC8

LF 12,X1C81

* BOXEU *

0BB4 67FE
0BB5 1DD1

SU CP 7,X1FE1
JP SV JUMP TO BOXEX: P7< OR = 1

* BOXEX *

0BB6 1100

SXE LT X1001

* BOXEY *

0BB7 67FD
0BB8 1DBD

SY CP 7,X1FD1
JP SZE JUMP TO BOXEZ: P7 , OR = 2

* BOXEAA *

0BB9 A750

WMF 7,D

* BOXEBB *

0BBA 8A43
0BBB 8982
0BBC 1DB7

INC 10,(N)
ADD 9,L,(M)
JP SY

* BOXEZ *

0BBD 6DDF

SZE CP 13,X1DF1

PAGE 250

0BBE 1DC0	JP	**2
0BBF 1DAD	JP	SEND
0BC0 6DE0	CP	13,X1E01
0BC1 1DC3	JP	**2
0BC2 1DA1	JP	SI
0BC3 4702	TZE	7,X1021
0BC4-1DA1	JP	SI
0BC5 5701	TN	7,X1011
0BC6 1DAD	JP	SEND
0BC7 2CC9	LF	12,X1C91
0BC8 1DA1	JP	SI

* BOXET *

0BC9 1080	ST	SSF	
0BCA C801		MOV	8,(T)
0BCB 1040		SPF	

* BOXEW *

0BCC A750	WMF	7,D
0BCD 2CC8	LF	12,X1C81
0BCE 8A43	INC	10,(N)
0BCF 8982	ADD	9,L,(M)
0BD0 1DB6	JP	SX

* BOXEV *

0BD1 57FF	SV	TN	7,X1FF1
0BD2 1DAD		JP	SEND
0BD3 8C46		INC	12,(U)
0BD4 1DA1		JP	SI

PAGE 251

* JRED DECODE ROUTINE *****

* BOXFO *

0BD5 4C08

JRED TZ 12,X'08'

0BD5

JBUS EQU JRED

0BD6-0BED

JE DRED

0BD7 4C01

TZE 12,X'01' TTY???

0BD8 0BF2

JE TBUS

0BD9 5C02

TN 12,X'02'

0BDA 1DE7

JP JCRD

* BOXEA *

0BDB 1125

JPRNT LT X'25'

* BOXEB *

0BDC 2701

LF 7,X'01'

0BDD 064E

JE DIX

* BOXED *

0BDE 9750

JTESTEDEC 7,C

0BDF 5004

TN 0,X'04'

0BE0 1DE4

JP JBG

* BOXEE *

0BE1 5004

JBE TN 13,X'04'

* BOXEF *

0BE2 07E1

JE FETCH

* BOXEH *

0BE3 0CD4

JE JR

* BOXEG *

0BE4 5004

JBG TN 13,X'04'

* BOXEH *

0BE5 0CD4

JE JR

* BOXEI *

PAGE 252

0BE6 07E1	***** JE	FETCH	
	***** * JCRD*		
0BE7 1387	***** JCRD LN	CCNT	
0BE8-123F	LM	HICORE	
0BE9 A000	RMF	0	
0BEA 1DEB	JP	*+1	
0BEB B760	CPY	7,T,I	P7<---CCNT+1
0BEC 1DDE	JP	,JTEST	
	***** * DBUS *		
0BED 1114	***** DBUS LT	X'14'	INPUT MAJOR STATUS
0BED	DRED EQU	DBUS	
0BEE 064C	JE	,DIX	
0BEF 5708	* TEST IF	CONTROLLER IS READY	
0BF0 1DE4	TN	7,X'08'	
0BF1 1DE1	JP	JBG	NOT READY
	JP	JBE	READY
	***** * TBUS *		
0BF2 1377	***** TBUS LN	TSTAT	
0BF3 123F	LM	HICORE	
0BF4 A000	RMF	0	READ IN INTERNAL TTY STATUS
0BF5 2701	LP	7,X'01'	LOAD MASK
0BF6 E720	AND	7,T	STRIP OFF READY BIT
0BF7 0BDE	JE	,JTEST	TEST IF READY OR NOT

```

* IOC DECODE ROUTINE *****
*****
* BOXES *
*****
0BF8 06FD      JE      INT
0BF9 1125      IOC     LT      X'25'      INPUT MAJOR STATUS
0BFA 064C      JE      ,DIX

*****
* BOXEK *
*****
0BF8 5701      TN      7,X'01'      PRINTERREADY
0BFC 1DF8      JP      IOC=1
0BFD 5704      TN      7,X'04'      PRINTER READY
0BFE 1DF8      JP      IOC=1

*****
* BOXEM *
*****
0BFF 1105      LT      X'05'      OUTPUT DATA BYTE
0C00 278C      LF      7,X'8C'      FORM FEED
0C01 0650      JE      ,DOX

*****
* BOXEN *
*****
0C02 07E1      JE      FETCH

```

PAGE 254

* IN DECODE ROUTINE *****

* BOXEV *

0C03 5C10
0C04 0C4C
0C05 4C01
0C06 0C2D
0C07 0C09

IN	TN	12,X'10'	
	JE	DIN	
	TZ	12,X'01'	TTY???
	JE	TIN	
	JE	RIN	

* CARD READER INPUT ROUTINE *****

* RIN INITIATES A READ FROM THE CARD READER

* ONE CARD IS READ IN CONCURRENT MODE

* BOXEA *

0C08 0650

0C09 1124

0C0A 2710

0C0B 064E

0C0C 123F

0C0D 4708

0C0E 0C18

JE

RIN

LT

INT

X1241

INPUT STATUS BYTE

LF

7,X11D1

JE

DIX

LM

HICORE

TZ

7,X1081

IS THE HOPPER EMPTY

JE

HOPPER

HOPPER IS EMPTY

* BOXEB *

0C0F 9750

0C10 5004

0C11 0C08

DEC

7,C

SUBTRACT

TN

0,X1041

ZERO RESULT???

JE

RIN=1

* BOXEC *

0C12 1144

0C13 0654

LT

X1441

ENABLE CONCURRENT I/O& INT.

JE

COX

* BOXEE *

0C14 278F

0C15 2850

0C16 1387

0C17 0C47

0C18 28C0

0C19 2AC8

0C1A 07DA

LF

7,CLSB

LF

8,80

LN

CCNT

JE

CTP

HOPPER

LF

8,HSAVE

LF

10,HADD

JE

ERROR

PAGE 256

* OUT DECODE ROUTINE *****

* BOXEXE*

0C1B 5C10
0C1C 0C4E
0C1D 4E0T
0C1E 0C2F
0C1F 0C21

OUT	TN	12,X1101
	JE	DOUT
	TZ	12,X+011- TTY???
	JE	TOUT
	JE	POUT


```

* PRINTEROUTPUTROUTINE *****
* THIS ROUTINE INITIATES CONCURRENT I/O TO THE
*   PRINTER
*****
* BOXEL *
*****
0C20-06FD2      JE      INT
0C21 1125      POUT  LT      X'251      INPUT STATUS BYTE
0C22 277F      LF      7,X'7F1
0C23 064E      JE      DIX

*****
* BOXEM *
*****
0C24 37FB      AF      7,X'FB1      SUBTRACTES
0C25 47FF      TZE     7,X'FF1      TEST READY
0C26 0C20      JE      POUT=1      NOT READY SO WAIT

*****
* BOXEN *
*****
0C27 11C5      LT      X'C51      ENABLE CON=CURRENT I/O
0C28 0654      JE      COX

*****
* BOXEP *
*****
0C29 2878      LF      8,120
0C2A 279F      LF      7,PLSB
0C2B 1397      LN      PCNT
0C2C 0C47      JE      CTP

```

		* TTY INPUT / OUTPUT HANDLERS	
0C2D 2842	TIN	LF 8,X'421	SET STATUS TO BUSY ON INPUT
0C2E 1430		JP TTY	
0C2F 2844	TOUT	LF 8,X'441	SET STATUS TO BUSY ON OUTPUT
0C30 2777	TTY	LF 7,TSTAT	
0C31 123F		LM HICORE	
0C32 A703		RMF 7,(N)	INPUT INTERNAL STATUS
0C33 9743		DEC 7,(N)	DELAY
0C34 8820		CPY 11,T	COPY STATUS INTO P11
0C35 4B01		TZE 11,X'011	TEST BUSY BIT,1<=READY
0C36 1442		JP TOK	NOT BUSY
*		TTY OR DISK IS BUSY MUST WAIT FOR	
*		PREVIOUS I/O TO FINISH	
*		THIS CODE IS USED BY BOTH TTY & DISK	
	WAIT	MOV 8,(T)	
0C37 C801		SSF	
0C38 1080		CPY 11,T	SAVE NEW STATUS VALUE IN S11
0C39 8820		JE INT	GO SERVICE INTERRUPTS
0C3A 06FD		SSF	
0C3B 1080		MOV 11,(T)	
0C3C C801		SPF	
0C3D 1040		CPY 8,T	
0C3E 8820		TN 8,X'401	TTY OR DISK ???
0C3F 5840		JP DISK	DISK INSTRUCTION
0C40 1452		JP TTY	TTY INSTRUCTION
0C41 1430		MOV 8,(T)	WRITE OUT NEW STATUS
0C42 C801	TOK	WMF 7,I,(N)	
0C43 A7D3		DEC 7,(N)	LOAD COUNTER ADDRESS=DELAY
0C44 9743		LF 8,70	SET UP COUNTER VALUE
0C45 2846		LF 7,TLSB	LOAD C=I/O ADDRESS(LSB)
0C46 277F		CTP MOV 9,(T)	
0C47 C901		CPY 12,T	
0C48 BC20		MOV 10,(T)	
0C49 CA01		CPY 13,T	
0C4A BD20		JE W,OUT	
0C4B 0656			

```

* DISK INPUT & OUTPUT ROUTINE *****
* THIS ROUTINE INITIATES DISK I/O IN THE CONCURRENT
* MODE.
*****
* BOXEL *
*****
0C4C 2800- DIN- LF 8,X1001
0C4D 144F JP DIK
0C4E 2802 DOUT LF 8,X1021
*****
* BOXEK *
*****
0C4F 1101 DIK LT X1011 MASK OFF DRIVE NUMBER = 1 OR
0C50 EC20 AND 12,T
0C51 3C04 AF 12,X1041 SET UP QUEUE SEEK BYTE
*****
* BOXEA * INPUT MAJOR STATUS
*****
0C52 1114 DISK LT X1141
0C53 064C JE ,DIX
*****
* BOXEB * TEST MAJOR STATUS TO SEE IF CONTROLLER
* IS READY
*****
0C54 5708 TN 7,X1081
0C55 1437 JP WAIT NOT READY SO WAIT
*****
* BOXEC * QUEUE SELECTED DRIVE
*****
0C56 CC01 MOV 12,(T)
0C57 B720 CPY 7,T
0C58 1114 LT X1141
0C59 0650 JE ,DOX
*****
* BOXED * FILE ACTION BYTE
*****
0C5A C801 MOV 8,(T)
0C5B B720 CPY 7,T
0C5C 1134 LT X1341
0C5D 0650 JE ,DOX
*****
* BOXEE * FILE DISK ADDRESS BYTES
*****
0C5E 1154 LT X1541
0C5F 0654 JE COX
0C60 1080 SSF
0C61 C501 MOV 5,(T)
0C62 0652 JE DOX

```

PAGE 260

0C63	1174	LT	X1741
0C64	0654	JE	DOX
0C65	C601	MOV	6,(T)
0C66	0652	JE	DOX

* BOXEF *

FILE BEGINNING CORE ADDRESS

0C67	C401	MOV	4,(T)
0C68	1040	SPF	
0C69	BD20	CPY	13,T
0C6A	1080	SSF	
0C6B	C301	MOV	3,(T)
0C6C	1040	SPF	
0C6D	BC20	CPY	12,T
0C6E	C901	MOV	9,(T)
0C6F	B720	CPY	7,T
0C70	1194	LT	X1941
0C71	0650	JE	DOX
0C72	CA01	MOV	10,(T)
0C73	B720	CPY	7,T
0C74	11B4	LT	X1B41
0C75	0650	JE	DOX

* BOXEG *

FILE ENDING CORE ADDRESS

0C76	FD00	SFL	13	MULTIPLY NUMBER OF MIXAL WORDS TO TRANSFER BY 8 THIS GIVES THE NUMBER OF MICRODATA BYTES
0C77	FC80	SFL	12,L	
0C78	FD00	SFL	13	

0C79	FC80	SFL	12,L
0C7A	FD00	SFL	13
0C7B	FC80	SFL	12,L
0C7C	CD01	MOV	13,(T)
0C7D	8A20	ADD	10,T
0C7E	CC01	MOV	12,(T)
0C7F	89A0	ADD	9,T,L
0C80	9A40	DEC	10
0C81	9981	SBT	9,L,(T)
0C82	B720	CPY	7,T
0C83	11D4	LT	X1D41
0C84	0650	JE	DOX
0C85	CA01	MOV	10,(T)
0C86	B720	CPY	7,T
0C87	11F4	LT	X1F41
0C88	0650	JE	DOX

COMPUTE ENDING CORE ADDRESS

COMPUTE ENDING ADDRESS (MSB)

* BOXEH *

START QUEUED SEEKS

PAGE 261

0C89 1114	*****		
0C8A 2790	LT	X1141	
0C8B 0650	LF	7,X1901	
0C8C 07E1	JE	,DOX	
	JE	FETCH	RETURN

```

* JUMP ROUTINE *****
* THIS ROUTINE HANDLES THE ARITHMETIC JUMP INST.
* OPCODES 39 = 47
*****
* BOXEB *
*****
0C8D 6DD8-  JUMP  CP  13,X1D8+  DECODE
0C8E 14BA      JP      OP CODE 39
*****
* BOXEC *
*****
0C8F 6DD7      CP      13,X1D7+  DECODE
0C90 1494      JP      JG      OP CODE 40 = A COMMAND
*****
* BOXED *
*****
0C91 6DD1      CP      13,X1D1+  DECODE
0C92 14A4      JP      JF      OPCODES 41 = 46
*****
* BOXEE *
*****
0C93 1080      SSF                      OP CODE 47
*****
* BOXEG *          TEST FOR ZERO CONDITION
*****
0C94 C611      JG      MOV      6,C,(T)
0C95 C591      MOV      5,C,L,(T)
0C96 C491      MOV      4,C,L,(T)
0C97 C391      MOV      3,C,L,(T)
0C98 C291      MOV      2,C,L,(T)
0C99 C101      MOV      1,(T)      MOVE SIGN TO T
*****
* BOXEH *          THIS SECTION IS COMMON TO OPCODES 40-47
*****          THE CONDITION FLAGS HAVE BEEN SET
*****          BY A TEST FOR ZERO
*****          THE T REGISTER CONTAINS THE SIGN
*****          OF THE REGISTER BEING TESTED
*****
0C9A 1040      JH      SPF
0C9B B720      CPY      7,T      PUT SIGN OF REG. IN P7
0C9C 119E      LT      JAX
*****
* BOXEI *
*****
0C9D 8C2D      ADD*    12,T,(K)  MULTIPLE WAY BRANCH ON F FIELD
0C9E 14AA      JAXE    JP      JJ      JUMP NEGATIVE
0C9F 14B4      JP      JO      JUMP ZERO
0CA0 14AF      JP      JK      JUMP POSITIVE

```

PAGE 263

OCA1 14B2	JP	JM	JUMP NON=NEGATIVE
OCA2 14AC	JP	JL	JUMP NON=ZERO
OCA3 14B7	JP	JN	JUMP NON=POSITIVE

* BOXEF *			

OCA4 06B4	JF	JE	PAGE GO PAGE IN INDEX REGISTER
OCA5 1080	SSF		
OCA6 CA11	MOV	10,C,(T)	TEST FOR ZERO CONDITION
OCA7 C991	MOV	9,C,L,(T)	
OCA8 C801	MOV	8,(T)	MOVE SIGN TO T
OCA9 149A	JP	JH	

* BOXEJ *			

OCAA 5780	JJ	TN	7,X1801
OCA8 07E1	JE		FETCH POSITIVE = RETURN

* BOXEL *			

OCAE 5004	JL	TN	0,X1041
OCAE 14D4	JP	JR	NON=ZERO RESULT = JUMP
OCAE 07E1	JE		FETCH ZERO RESULT = RETURN

* BOXEK *			

OCAF 5780	JK	TN	7,X1801
OCB0 14AC	JP	JL	
OCB1 07E1	JE		FETCH NEGATIVE = RETURN

* BOXEM *			

OCB2 5780	JM	TN	7,X1801
OCB3 14D4	JP	JR	POSITIVE = JUMP

* BOXEO *			

OCB4 5004	JO	TN	0,X1041
OCB5 07E1	JE		FETCH NON=ZERO = RETURN
OCB6 14D4	JP	JR	ZERO = JUMP

* BOXEN *			

OCB7 5780	JN	TN	7,X1801
OCB8 14B4	JP	JO	
OCB9 14D4	JP	JR	NEGATIVE = JUMP

* BOXEP *			

PAGE 264

0CBA FC00	*****	JP	SFL	12	MULTIPLY P12 BY 2
0CBB 11BD			LT	JMP	

	* BOXEQ *				MULTIPLE WAY BRANCH ON F FIELD

0CBE 8E2D			ADD*	12,T,(K)	
0CBD 14D4		JMP	JP	JR	JUMP
0CBE 1000			NOP		
0CBF 14DC			JP	JS	JSJ
0CC0 1000			NOP		
0CC1 1080			SSF		JOV
0CC2 14E2			JP	JU	
0CC3 1080			SSF		JNOV
0CC4 14E2			JP	JU	

	* BOXEV *				

0CC5 1140			LT	X1401	JL
0CC6 14D0			JP	JBB	

	* BOXEW *				

0CC7 1120			LT	X1201	JE
0CC8 14D0			JP	JBB	

	* BOXEX *				

0CC9 1110			LT	X1101	JG
0CCA 14D0			JP	JBB	

	* BOXEY *				

0CCB 1130			LT	X1301	JGE
0CCC 14D0			JP	JBB	

	* BOXEZ *				

0CCD 1150			LT	X1501	JNE
0CCE 14D0			JP	JBB	

	* BOXEAA *				

0CCF 1160			LT	X1601	JLE

	* BOXEBB *				

0CDD 1080		JBB	SSF		

PAGE 265

OCD1 E738

AND* 7,T,C

* BOXECC*

OCD2 4004

TZ

0,X1041 TEST FOR ZERO RESULT
FETCH RETURN

OCD3 07E1

JE

* BOXER*

JUMP ROUTINE

OCD4 1040

JR SPF

SAVE NEXT MEMORY ADDRESS

OCD5 CE01

MOV

14,(T)

OCD6 1080

SSF

OCD7 BE20

CPY

14,T

OCD8 1040

SPF

OCD9 CF01

MOV

15,(T)

OCDA 1080

SSF

OCD8 BF20

CPY

15,T

* BOXES*

JUMP SAVE J ROUTINE

OCDC 1040

JS SPF

OCDD C901

MOV

9,(T)

OCDE BE20

CPY

14,T

OCDF CA01

MOV

10,(T)

OCE0 BF20

CPY

15,T

* BOXET*

OCE1 07E1

JE

FETCH

* BOXEU*

OCE2 1180

JU LT

X1801

OCE3 E738

AND*

7,T,C

* BOXEDD*

OCE4 4004

TZE

0,X1041

OCE5 14EC

JP

JFF OVERFLOW IS OFF

* BOXEEE*

OVERFLOW FLAG IS SET

OCE6 117F

LT

X17F1

OCE7 E720

AND

7,T

RESET OVERFLOW FLAG

OCE8 1040

SPF

* BOXEGG*

PAGE 266

OCE9 5C02
OCEA 14D4
OCEB 07E1

TN 12,X1021
JP JR
JE FETCH

JOV = JUMP
JNOV = RETURN

* BOXEFF*

~~OCEC 1040~~
OCED 5C02
OCEE 07E1
OCEF 14D4

JFF SPF
TN 12,X1021
JP JR
JE FETCH

JOV = RETURN
JNOV = RETURN

```

* ENTER ROUTINE *****
* THIS ROUTINE HANDLES THE FOLLOWING INSTRUCTIONS;
*      INCREMENT, DECREMENT ENTER, & ENTER NEGATIVE,
*      OPCODES 48 = 53
*****
* BOXEA *
*****
OCF0 5C01      ENTER TN      12,X'01'  TEST FOR ENN OR DEC
OCF1 14F4      JP          EC          ENTA OR INCA COMMAND
*****
* BOXEB *
*****
OCF2 1180      LT          X'80'      DECA OR ENNA COMMAND
OCF3 D820      XOR          8,T       FLIP SIGN OF M
*****
* BOXEC *
*****
OCF4 6CFE      EC          CP          12,X'FE'  TEST FORENT OR ENN COMMAND
OCF5 1517      JP          EP          INC OR DEC COMMAND
*****
* BOXED *
*****
OCF6 6DCF      CP          13,X'CF'  TEST FOREA COMMAND
OCF7 14FA      JP          EE          A COMMAND
OCF8 6DC9      CP          13,X'C9'  XECOMMAND
OCF9 150A      JP          EO          INDEXECOMMAND
*****
* BOXEE *
*****
OCFA C801      EE          MOV        8,(T)  XECOMMAND OR A COMMAND
*****
* BOXEF *
*****
OCFB 4D01      TZE        13,X'01'
*****
* BOXEG *
*****
OCFC 1080      SSF
*****
* BOXEH *
*****
OCFD B120      CPY        1,T
OCFE 0873      JE          24        ZERO FILES 4 =2
OCFF 1040      SPF
OD00 C901      MOV        9,(T)
*****
* BOXEI *
*****

```

PAGE 268

0D01 4D01	TZE	13,X1011	

	* BOXEJ *		

0D02 1080	SSF		X COMMAND

	* BOXEK *		

0D03 B520	CPY	5,T	
0D04 1040	SPF		
0D05 CA01	MOV	10,(T)	

	* BOXEL *		

0D06 4D01	TZ	13,X1011	

	* BOXEM *		

0D07 1080	SSF		X COMMAND

	* BOXEN *		

0D08 B620	CPY	6,T	
0D09 1556	JP	EQQ	

	* BOXEO *	INDEXE COMMAND	

0D0A 06C4	EO JE	PAGE	GO PAGE IN INDEXEREGISTER
0D0B C801	MOV	8,(T)	
0D0C 1080	SSF		
0D0D B820	CPY	8,T	
0D0E 1040	SPF		
0D0F C901	MOV	9,(T)	
0D10 1080	SSF		
0D11 B920	CPY	9,T	
0D12 1040	SPF		
0D13 CA01	MOV	10,(T)	
0D14 1080	SSF		
0D15 BA20	CPY	10,T	
0D16 1556	JP	EQQ	

	* BOXEP *		INCA OR DECA ROUTINE

0D17 6DCF	EP CP	13,X1CF1	
0D18 151C	JP	ET	A COMMAND

	* BOXEQ *		

PAGE 269

0D19 6DC9	CP	13,X1C91	
0D1A 1558	JP	ER	INDEXECOMMAND

	* BOXES *		

0D1B 1080	SSF		XECOMMAND

	* BOXET *		

0D1C C101	ET MOV	1,(T)	MOVE SIGN TO T

	* BOXEU *		

0D1D 1040	EU SPF		
0D1E D830	XOR	8,T,C	TEST SIGNS, SET C=FLAGS
0D1F CA01	MOV	10,(T)	

	* BOXEXE*		

0D20 1600	LU	X1001	ASSUME SIGNS SAME=SET UP ADD

	* BOXEV *		

0D21 5004	TN	0,X1041	TEST SIGNS

	* BOXEW *		

0D22 1610	LU	X1101	SIGNS NOT SAME=SET UP SUBTRAC

	* BOXEY *		

0D23 6DCF	CP	13,X1CF1	
0D24 1528	JP	EEE	A COMMAND

	* BOXEAA*		

0D25 6DC9	CP	13,X1C91	
0D26 155C	JP	EBB	INDEXECOMMAND
0D27 1080	SSF		XECOMMAND

	* BOXEEE*		

0D28 8627	EEE ADD	6,T,(S)	ADD OR SUBTRACTEDEPENDING ON
0D29 1040	SPF		
0D2A C901	MOV	9,(T)	

	* BOXEFF*		

PAGE 270

0D2B 4D01

TZ

13,X1011

* BOXEGG*

0D2C 1080

SSF

X COMMAND

* BOXEHH*

0D2D 85A7

ADD

5,T,L,(S) ADD OR SUBTRACT DEPENDING ON

0D2E 8487

ADD

4,L,(S)

0D2F 8387

ADD

3,L,(S)

0D30 8297

ADD

2,L,C,(S)

* BOXENN*

0D31 FC80

EII SFL

12,L

SHIFT LINK BIT INTO S13

0D32 5880

TN

8,X1801

TEST SIGNS

0D33 1551

JP

ELL

SIGNS SAME

* BOXEJJ*

SIGNS DIFFERENT

0D34 4C01

TZ

12,X1011

LINK = 1

0D35 1556

JP

EQG

RETURN

* BOXEKK*

LINK = 0, FORM 21S COMP, FLIP SIGN

0D36 1040

SPF

0D37 5D0F

TN

13,X10F1

0D38 153C

JP

E00

A COMMAND

0D39 5D08

TN

13,X1081

0D3A 1549

JP

EPP

INDEXECOMMAND

* BOXE00*

XEOR A COMMAND

0D3B 1080

SSF

0D3C 0660

E00

XOR

6,T,F

0D3D 0560

XOR

5,T,F

0D3E 0460

XOR

4,T,F

0D3F 0360

XOR

3,T,F

0D40 0260

XOR

2,T,F

0D41 8640

INC

6

0D42 8580

ADD

5,L

0D43 8480

ADD

4,L

0D44 8380

ADD

3,L

0D45 8280

ADD

2,L

0D46 1180

LT

X1801

0D47 0120

XOR

1,T

FLIP SIGN

0D48 1556

JP

EQG

PAGE 271

0D48 1556

* BOXEPP*

EPP SSF

XOR

9,T,F

XOR

10,T,F

INC

10

ADD

9,L

LT

X'801

XOR

8,T

FLIP SIGN

JP

EQQ

* BOXELL*

ELL TN

12,X'011

LINK = 1 ==> OVERFLOW

JP

EQQ

NO OVERFLOW

OVERFL SSF

OVERFLOW HAS OCCURED

LT

X'801

T <== OVERFLOW BIT

LOR

7,T

SET OVERFLOW

* BOXEQQ*

EQQ LU

X'001

JE

FETCH

* BOXER *

ER JE

PAGE

GO PAGE IN INDEXREGISTER

SSF

MOV

8,(T)

MOVE SIGN TO T

JP

EU

* BOXEBB*

EBB SSF

INDEXCOMMAND = INC OT DEC

ADD

10,T,(S) ADD OR SUBTRACTEDEPENDING ON

SPF

MOV

9,(T)

SSF

ADD

9,T,C,L,(S) ADD OR SUB DEPENDING ON U

SPF

JP

EII

0D49 1080

0D4A D960

0D4B DA60

0D4C BA40

0D4D 8980

0D4E 1180

0D4F D820

0D50 1556

0D51 5C01

0D52 1556

0D53 1080

0D54 1180

0D55 C720

0D56 1600

0D57 07E1

0D58 06C4

0D59 1080

0D5A C801

0D5B 1510

0D5C 1080

0D5D 8A27

0D5E 1040

0D5F C901

0D60 1080

0D61 89B7

0D62 1040

0D63 1531

```

* COMPARE ROUTINE *****
* THIS ROUTINE HANDLES THE COMPARE INSTRUCTIONS
* OPCODES 56 - 63
*   COMPARE IS DONE BY LOOKING AT THE RESULT
*   OF SUBTRACTING M FROM R
*       IF NEGATIVE RESULT ==> [M] > [R]
*       IF EQUAL RESULT    ==> [M] = [R]
*       IF POSITIVE RESULT ==> [R] > [M]
*****
* BOXEA *      CLEAR LEG FLAGS
*****
0D64 1080      COMP    SSF
0D65 118F            LT      X18Fi
0D66 E720            AND     7,T
0D67 BD00            ZOF     13      S13 ZERO TEST FILE
0D68 1040            SPF
0D69 085F            JE      L,R      SEPERATE (L/R)
*****
* BOXEB *
*****
0D6A 6DC7            CP      13,X1C7i
0D6B 1577            JP      CD      A COMMAND
*****
* BOXEC *
*****
0D6C 6DC1            CP      13,X1C1i
0D6D 1571            JP      CE      INDEXECOMMAND
*****
* BOXEF *      XECOMMAND
*****
0D6E 1080            SSF
0D6F C101            MOV     1,(T)
0D70 1575            JP      CG
*****
* BOXEE *
*****
0D71 06C4            CE      JE      PAGE      GO PAGE IN INDEXEREGISTER
0D72 1080            SSF
0D73 C801            MOV     8,(T)
0D74 BD00            ZOF     13
*****
* BOXEG *
*****
0D75 1040            CG      SPF
0D76 1578            JP      CH
*****
* BOXED *
*****

```


PAGE 273

0D77 C101	CD	MOV	1,(T)	

	* BOXEH *			

0D78 4C07	CH	TZ	12,X'07'	SIGN REQUIRED??
0D79 1585		JP	CI	NO SIGN NEEDED

	* BOXEJ *			SIGN IS REQUIRED

0D7A 5B07		TN	11,X'07'	IS THIS THE (0,0) CASE??
0D7B 15DC		JP	CKK	THIS IS THE (0,0) CASE, SET =

	* BOXEK *			

0D7C 1080		SSF		
0D7D BC20		CPY	12,T	SAVE SIGN OF REGISTER
0D7E 1040		SPF		

	* BOXEL *			

0D7F CA03		MOV	10,(N)	
0D80 C902		MOV	9,(M)	
0D81 ACC0		RMF	12,I	P12<=P12+1, READ SIGN BYTE

	* BOXEM *			

0D82 1080		SSF		
0D83 B820		CPY	11,T	SAVE SIGN OF M
0D84 1588		JP	CS	

	* BOXEI *			

0D85 1080	CI	SSF		
0D86 2800		LF	11,X'00'	
0D87 2C00		LF	12,X'00'	

	* BOXES *			

0D88 1040	CS	SPF		
0D89 CB01		MOV	11,(T)	
0D8A 8A23		ADD	10,T,(N)	
0D8B 8982		ADD	9,L,(M)	
0D8C CC01		MOV	12,(T)	
0D8D 9829		SBT*	11,T,(T)	
0D8E B760		CPY	7,T,I	

	* BOXEU *			

PAGE 274

0D8F 8849
0D90 8826

INC* 11,(T)
CPY 8,T,(U)

* BOXET * SEPERATE INDEXING COMMANDS

0D91 6DC7
0D92 1595
0D93 6DC1
0D94 15A9

CP 13,XIC7!
JP CUI- A COMMAND
CP 13,XIC1!
JP CBB INDEX

* BOXEU1*

0D95 A000
0D96 4D07
0D97 1080
0D98 903F
0D99 159E

CUI RMF 0
TZE 13,X107!
SSF
SBT* 0,T,C,(S)
JP CY

* BOXEV *

0D9A A000

CV RMF 0

* BOXEW *

0D9B 4D07

TZ 13,X107!

* BOXEXE*

0D9C 1080

SSF

* BOXEY *

0D9D 90BF
0D9E 1080
0D9F CD20
0DA0 1040
0DA1 37FF

SBT* 0,T,L,C,(S)
CY SSF
LOR 13,T
SPF
AF 7,X1FF! DECREMENTEP7

* BOXEZ *

0DA2 57FF
0DA3 15D3

TN 7,X1FF!
JP CJJ P7 IS ZERO

* BOXEAA* P7 IS NON=ZERO

0DA4 9A43
0DA5 9982
0DA6 38FF

DEC 10,(N)
SBT 9,L,(M)
AF 8,X1FF! DECREMENTEU & P8

PAGE 275

0DA7 C806
0DA8 159A

MOV 8,(U)
JP CV

* BOXEBB*

0DA9 3804
0DAA 6BFC
0DAB 15C3
0DAC 3BFD
0DAD C806
0DAE BC10

CBB AF 8,X104!
CP 11,X1FC!
JP CG1-1
AF 11,X1FD! SUBTRACTE3
MOV 8,(U)
ZOF 12,C

* BOXEC1*

0DAF A000
0DB0 1080
0DB1 903F
0DB2 15B8

RMF 0
SSF
SBT* 0,T,C,(S)
JP CHH

* BOXECC*

0DB3 5BFF
0DB4 15C8

CCC TN 11,X1FF!
JP CGG

* BOXEFF*

0DB5 A000
0DB6 1080

RMF 0
SSF

* BOXEHH*

0DB7 90BF
0DB8 CD20
0DB9 1040
0DBA 37FF
0DBB 3BFF
0DBC 9A43
0DBD 9982

SBT* 0,T,L,C,(S)
CHH LOR 13,T
SPF
AF 7,X1FF! DECREMENTE7 BY 1
AF 11,X1FF! DECREMENTE11 BY 1
DEC 10,(N)
SBT 9,L,(M)

* BOXEDD*

0DBE 38FF
0DBF C806

AF 8,X1FF!
MOV 8,(U)

* BOXEN*

0DC0 57FF

TN 7,X1FF!

PAGE 276

ODC1 1503
ODC2 15B3

JP CJJ
JP CCC

* BOXEG1*

ODC3 BC10
ODC4 A000
ODC5 1000
ODC6 9C38
ODC7 15C8

ZOF 12,C
CG1 RMF 0
NOP
SBT* 12,T,C
JP CII

WAIT FORET REGISTER

* BOXEGG*

ODC8 A000
ODC9 1000

CGG RMF 0
NOP

* BOXEII*

ODCA 9CB8
ODCB 1080
ODCC CD20
ODCD 1040
ODCE 37FF
ODCF 9A43
ODD0 9982

SBT* 12,T,L,C
CII SSF
LOR 13,T
SPF
AF 7,X'FF'
DEC 10,(N)
SBT 9,L,(M)

DECREMENTEP7 BY 1

* BOXEEE*

ODD1 47FF
ODD2 15C8

TZ 7,X'FF'
JP CGG

* BOXEJJ*

ODD3 5004
ODD4 15DF

CJJ TN 0,X'04'
JP CLL

NON=ZERO RESULT

* BOXEUU*

ZERO RESULT

ODD5 1080
ODD6 50FF
ODD7 15DC
ODD8 CB01
ODD9 DC38

SSF
TN 13,X'FF'
JP CKK
MOV 11,(T)
XOR* 12,T,C

BOTH OPERANDS = 0; SET =

* BOXEVV*

ODDA 5004
ODDB 15E2

TN 0,X'04'
JP CMM

PAGE 277

	* BOXKK*	ZERO RESULT ==> [M] = [R]

ODDC 1120	CKK LT	X1201
ODDD 1080	SSF	
ODDE 15E7	JP	CQQ

	* BOXELL*	

ODDF FD80	CLL SFL	13,L SHIFT LINK INTO P13
ODE0 4D01	TZE	13,X1011 TEST LINK BIT
ODE1 15EA	JP	CNN POSITIVE RESULT

	* BOXMM*	NEGATIVE RESULT ==> [M] > [R]

ODE2 1140	CMM LT	X1401
ODE3 1080	SSF	

	* BOXEQQ*	

ODE4 2D50	LF	13,X1501
ODE5 4B80	TZE	11,X1801

	* BOXESS*	

ODE6 DD29	XOR*	13,T,(T) FLIP SETTING

	* BOXEQQ*	SET LEG FLAGS AND RETURN

ODE7 C720	CQQ LOR	7,T
ODE8 1600	LU	X1001

	* BOXERR*	

ODE9 07E1	JE	FETCH RETURN

	* BOXENN*	POSITIVE RESULT ==> [R] > [M]

ODEA 1110	CNN LT	X1101
ODEB 1080	SSF	

	* BOXEPP*	

ODEC 2D50	LF	13,X1501
ODED 4C80	TZE	12,X1801
ODEE DD29	XOR*	13,T,(T) FLIP SETTING
ODEF 15E7	JP	CQQ

PAGE 278

0DF0 0000

END 0

VII. CONCLUSIONS

As with most projects of any size, several conclusions can be drawn by looking back at the effort as a whole. The conclusions drawn here deal not only with the development of the project but offer some evaluation of the Microdata 1600/30 and the MIX 1009 computers.

Regarding the Microdata 1600/30 as a tool for emulation, the following points can be made concerning the relation between the 1600/30 and the target machine:

1. Unless the target machine has an 8 bit byte, emulation will not be efficient. This results from problems with byte alignment as well as difficulties implementing arithmetic operations on the Microdata's 8 bit ALU.
2. Unless the word size of the target machine equals 2^N Microdata bytes, $N = 1, 2, 3, \dots$, word boundary control will not be efficient.
3. Unless

$$N * M + 2 * P < 30,$$

where N = number of Microdata bytes per
target machine word,

M = number of full word registers in
the target machine,

P = number of address registers, (i.e.
index registers),

emulation must necessarily involve
register paging.

Regarding the MIX 1009 computer as a target machine
which is to be emulated, four conclusions can be drawn.

1. The five byte word implies a degree of
firmware inefficiency when the host
machine is a binary computer.
2. The requirement that a byte assume 64 to
100 states is restrictive in view of many
present architectures. This restriction,
if followed, forces the use of a 6 bit byte
on all implementations using a binary host
machine.
3. The character code adheres to no standard.
4. Sign plus magnitude is a somewhat obsolete
architecture but results in no major firm-
ware problems.

Regarding the development of the project as a whole
the following points are presented:

1. Initially, Knuth's architecture was considered
inviolable and many of the early firmware
coding problems were due to strict adherence
to Knuth's design.
2. With the passing of time and with increasing
experience in the cost of implementing all
parts of Knuth's design, his architecture

was considered less and less inviolable.

3. The resulting MIX computer, with 8 bit bytes and ASCII code is not only easier to emulate but represents an instructional computer whose architecture is more compatible with commercially available machines.

REFERENCES

- (1) MIX, publication number AL 1/73 03808, Addison-Wesley Series in Computer Science and Information Processing, 1970.
- (2) Microdata, Computer Reference Manual, Microdata 1600/30, publication number RM 20001630-1, Microdata Corporation, 1973.
- (3) Microdata, Micro 1600 Computer Reference Manual, publication number 71-1-1600-001, Microdata Corporation, 1971.
- (4) Microprogramming Handbook, Second Edition, Microdata Corporation, 1972.
- (5) Knuth, D.E., Fundamental Algorithms Vol. 1, The art of Computer Programming, (Varga, R.S. and Harrison, M.A., eds.), pp. 120-153, Reading, Mass., 1969.
- (6) Richards, R.K., Digital Design, (Richard, R.K. ed.), pp. 341-368, New York, N.Y., 1971.
- (7) King, W. and Dennis, T.D., "A Paging System for the Control Memory in a Minicomputer System", COMPCON 75, Tenth IEEE Computer Society International Conference, San Francisco, California, Feb. 25-27, 1975.