THE SIMULATION OF DEDICATED DEMAND COMPUTER SYSTEMS

A Thesis

Presented to

the Faculty of

the Department of Computer Science

The University of Houston

In Partial Fulfillment

of the Requirements for the Degree

Master of Science

by

Robert N. Wright

December 1979

THE SIMULATION OF DEDICATED DEMAND COMPUTER SYSTEMS

An Abstract of a Thesis

Presented to

the Faculty of

the Department of Computer Science
The University of Houston

In Partial Fulfillment

of the Requirements for the Degree

Master of Science

by

Robert N. Wright

December 1979

ABSTRACT

System performance analysis is an area of interest affecting most everyone associated with computer systems.

However, it is an area which is often neglected by many analysts responsible for system development and maintenance.

Simulation is one of the most powerful and flexible tools available for system performance evaluation, which has seen limited use in the applications environment. Today a very important product class which is marketed by many small and large system houses and OEM firms are dedicated demand interactive systems. Simulation of these type systems would be a powerful development tool for these companies, and in addition provide them with a marketing and customer support bonus.

This thesis will present a structured approach to dedicated demand system simulation that will be flexible enough
to 'grow' with a target system both in hardware and software
configuration.

TABLE OF CONTENTS

		Page
1.0	INTRODUCTION	1
2.0	MODELING AND SIMULATION	5`
2.2 2.3 2.4 2.5 2.6	DETERMINISTIC MODELS PROBABLISTIC MODELS QUEUING MODELS BENCHMARKS SIMULATION MODELING OR SIMULATION? WORKLOAD SIMULATION	7 7 8 9 10 11
3.0	ESSENTIAL ELEMENTS OF SIMULATION	15
3.2 3.3 3.4 3.5	EVALUATION CRITERIA SYSTEM VARIABLES SYSTEM STRUCTURES REALISTIC DETAIL LANGUAGE SELECTION OPERATIONAL ENVIRONMENT	15 16 17 18 19 20
4.0	DEMAND INTERACTIVE SYSTEMS	23
5.0	SYSTEM EVALUATION .	26
5.1 5.2 5.3	DEDICATED DEMAND SYSTEM EVALUATION SIMULATION LANGUAGE SELECTION A DEDICATED DEMAND SYSTEM SIMULATOR	27 31 32
6.0	THE SIMULATOR	39
6.2 6.3 6.4 6.5 6.6	TERMINAL INPUT ROUTINE - INPUT TERMINAL OUTPUT ROUTINE - OTPUT FIXED HEAD DISK READ/WRITE ROUTINES - FHDRD/FHDWR MOVING HEAD DISK READ/WRITE ROUTINES - MHDRD/MHDWR MAGNETIC TAPE READ/WRITE ROUTINES - TAPIN/TAPOT COMPUTATION TIME ROUTINE - CMP(T) LOOP CONTROL ROUTINES - CYC(N), RANDM, ENDCY EXIT	
7.0	A TARGET SYSTEM	61
8.0	SIMUALTION OPERATING ENVIRONMENT	62
	HARDWARE DEFINITIONS OPERATIONAL SOFTWARE ENVIRONMENT DEFINITIONS	62 66

TABLE OF CONTENTS

		Page
9.0	THE SIMULATION OF A DEMAND SYSTEM	71
9.2 9.3	EXPERIMENT #1 - BASELINE EXPERIMENT #2 EXPERIMENT #3 EXPERIMENT #4	71 72 73 74
10.0	SIMULATOR VALIDATION	76
11.0	SIMULATOR GROWTH POTENTIAL	87
11.2	A SOFTWARE CHANGE A CHANGE IN HARDWARE SPECIFICATIONS THE ADDITION OF NEW HARDWARE	87 89 90
12.0	CONCLUSIONS	92
	BIBLIOGRAPHY	95
	APPENDIX A - Listing of the Baseline Simulator	
	APPENDIX B - Simulation Run Listings	
	APPENDIX C - Experimental Results Tabulation	

LIST OF FIGURES

Figure		Page
1.	SIMULATION OPERATIONAL FLOW	4
2.	QUEUE WAIT TIME vs. RESOURCE UTILIZATION	28
3.	QUEUE WAIT TIME vs. RESOURCE UTILIZATION - TRADE-OFF	30
4.	SIMULATOR FLOW DIAGRAM	37
5.	TASK GENERATOR	41
6.	CENTRAL DISPATCHER	42
7.	TERMINAL INPUT	44
8.	TERMINAL OUTPUT	46
9.	FIXED HEAD DISK READ/WRITE ROUTINE	48
10.	MOVING HEAD DISK READ/WRITE ROUTINE	50
11.	MAGNETIC TAPE READ/WRITE ROUTINE	52
12.	COMPUTE TIME ROUTINE	54
13.	LOOP DESIGNATOR ROUTINES	56
14.	LOOP CONTROL ROUTINE	58
15.	EXIT ROUTINE	. 60
16.	PLOT OF TYPICAL SIMULATION vs. TARGET RESULTS	80
17.	PERFORMANCE OF SIMULATOR SYSTEM RESOURCES	83
18.	SIMILATION OF ROLM BENCHMARKS	25

1.0 INTRODUCTION

Modeling and simulation are, and have been, important tools in the computer industry for designers of hardware and software systems. However, systems users and applications analysts, being production rather than development oriented, often do not have the familiarity with the techniques necessary for the effective utilization of these valuable tools in the evaluation of their system's performance. Modeling and simulation are also becoming increasingly more important as system managers become aware of benefits which can be realized through modeling and simulation in the area of maximizing their investment in hardware and personnel through increased performance. It is in this area that a system's wasted potential can be explored and brought to light.

A neglected but perhaps just as important advantage derived from modeling and simulation is that it can be very useful and sometimes necessary in helping an applications analyst grasp a better understanding of the basic interactions of the system for which he is responsible (4,30). This understanding, in turn, will give him the insight required to more effectively judge the capacity of the system and its future potential for expansion.

Most dedicated demand systems are not developed by the end user. The user normally contracts with a systems or OEM company to develop the particular system capabilities he requires. Therefore, while simulation may be a valuable tool

for a user, it would probably not be practical to assume that he would have the resources available for simulator development if he did not have the resources necessary for system development. However, the systems and OEM companies most likely do have the necessary resources to develop the simulation tools necessary to aid in the development and optimization of their products. In addition, since many of these product systems have similar applications, a flexible simulator should be able to model the performance of a broad range of their system applications with only minor modifications.

Such a simulation capability could also offer these companies additional benefits. Simulation can be used as a marketing tool to provide a potential customer with performance data on a system configuration he may be considering for his application. It can also provide customers with continuing simulation support which they probably otherwise could not obtain.


This thesis will present a technique for producing a flexible simulator for dedicated demand timesharing systems typically those utilizing a common data base. This simulator will be designed to 'grow' with the target system's hardware or software. Therefore, the initial investment in producing such a simulator can be amortized over the life of the target system since the simulator can then be maintained as an analysis and management tool.

An additional stumbling block to the use of system performance evaluation techniques is the conviction most system users have that today's hardware and software systems are too complex to be modeled by any simple technique. This thesis will further demonstrate that a relatively simple simulator can effectively evaluate the performance of a modern computer system.

In such a simulator, each system resource is represented by a modular simulation routine and each software application program or task is represented by a simulation function which can then closely depict the actual operational environment of the system. Through this function, the various possible simulation transactions are mapped into the required sequence of system services.

A requirement of this simulator is that all of the pertinent system variables which may be the source of increased system performance through their modification must be external to the main body of the simulator in order that they may be readily modified. The desired simulation analysis flow is shown in figure 1, and any simulator should be designed to operate readily in such a manner.

The next section will further discuss simulation and why it has been chosen over analytical modeling for this application.



SIMULATION OPERATIONAL FLOW

FIGURE 1

2.0 MODELING AND SIMULATION

Modeling and simulation are the two most common methods of predicting computer system performance. The question of which performance evaluation method, modeling or simulation, is best suited for use by the typical applications analyst in the evaluation of the capabilities of a system configuration leads to the following observations.

Modeling, a mathematical presentation of a system, has the advantage in system evaluation of conceptual simplicity and flexibility. However, these attributes tend to break down when a model is viewed outside a controlled microcosm. The disadvantage of analytical modeling is that the mechanism and results of the model are often incomprehensible to those for which they are designed, and models often rely on oversimplified assumptions that may not accurately reflect the complexities of the target system. In contrast, simulation has the advantage of being comprehensible to a wider variety of uses and allowing realistic detail in a wider variety of applications. However, on the negative side, simulation has the disadvantages of being time consuming and subject to random programming errors (8,29).

There are many similarities between analytical modeling and simulation both in terms of the steps one has to go through to derive the required results and in the possible sources of errors in the techniques.

While an analytical model must be formulated, and the required equations depicting the system's interactions derived, a simulator must be written to depict a system.

An analytical model must be solved for a given configuration (when a solution is possible) and a simulator must be run and the results analyzed. Both the results of an analytical model and a simulator must be verified, and no proven 100% accurated procedures for model validation are available.

Verification can sometimes be the most difficult step especially if the target system is in the conceptual stage and doesn't actually exist.

Simulation and analytical modeling also share many analogous pitfalls. While simulation models are subject to programming errors, analytical models are subject to errors in the mathematical manipulation of the parameters. Therefore simple programming errors in simulation are paralleled by the possibility of perhaps dropping a sign in an analytical modeling equation. Poor selection or specification of system parameters will have an equally detrimental effect on analytical and simulation modeling, as will the poor specification of work-load characteristics.

2.1 DETERMINISTIC MODELS

Analytical models are usually classified as being either deterministic or probablistic models. Deterministic models are relatively simple models which are limited in their utility by their inability to model systems which cannot be characterized by a set of deterministic parameters.

One type of deterministic model is the mean-value model. In this type model all of the random system variables are replaced with their mean-values as are other factors such as job arrival rates. It should be noted that this is not the same as selecting an average of observed values of a parameter which is known to have a fixed value. Since this type model by definition, depicts the average case, worst case system conflicts are ignored and the results of such a model can be optimistic and misleading.

2.2 PROBABLISTIC MODELS

As mentioned previously, probablistic models are much more capable of depicting real system interactions than are deterministic models. One such model which is sometimes used is the Markov model. A Markov chain is a stochastic process consisting of states in which the probability of transition from one state to the next at time t_i depends only on the state the process was in at time t_{i-1} . Therefore, a system can be depicted as a system of state-to-state transitions, considering only the current state and the available next states.

2.3 QUEUING MODELS

Perhaps the most frequently used analytical model for the evaluation of computer system performance is the queuing model. In this model system resources are depicted as servers and a model is derived with users requesting an activity by a server and if the server is busy a wait queue will be formed which is occupied by the user's awaiting service. Queuing theory has had many applications outside computer system performance since the basic work was done in 1909 by Erlang. It has been used extensively in industrial engineering applications and the concepts have been applied with some success to computer system performance evaluation.

It is fairly easy to see how a queuing model of a checkout line at a store can be analogous to a computer disk access
just as customers would wait in line for the cashier. With
a known mean arrival rate and a known mean service time one
can calculate the average number of users awaiting service.
However the disk subsystem model in real life is not so simple,
and the input to one queue is not an independent entity but
part of a larger and more complex system. The input to a
queue may not be at a known rate but rather it may be fed
by the output of several other queuing systems.

2.4 BENCHMARKS

Benchmarks are a simulation technique which are commonly used in the comparative studies of computer systems. benchmark involves running a workload simulation program on one or more systems or configurations and comparing the results. This technique is often useful in computer selection studies, but the results are often misleading or incomplete since the benchmark programs often give only simple results such as response time and job throughput rate. There are usually no internal system statistics available for analysis; therefore, it is difficult to determine why a system configuration performs at an observed level, since there is no data available on the internal performance of the target system. This makes decisions as to how to best improve the performance of a system configuration very difficult since no data is available on the performance of the components of the system configuration under study.

Benchmarks may not be the best technique for the evaluation of system performance, but they are very valuable in the evaluation of the performance of system resources.

Because of this, benchmarks are a valuable source of performance parameters which may be used for system simulation.

2.5 SIMULATION

Simulation modeling is simply the creation of a simulation program model of a target system which when provided with the workload characteristics of the target system will provide the user with statistical data which represents how the target system would respond were it to process the same workload. If it is so simple why not just run the workload on the target system?

Simulation is used for much the same reasons as are analytical models. Often the target system does not yet exist and data is required to validate design decisions. If the target system does exist, it may not have the same configuration as the one which is to be simulated. Even if the exact configuration does exist those charged with the task of analyzing the system may not have sufficient access to the system.

In addition to the above mentioned availability problems, most systems do not have the ability to collect data on internal performance indices. Therefore, as in benchmark simulation there is difficulty in obtaining data on the cause of an observed level of system performance.

Simulation is therefore often a readily available modeling technique which is used to evaluate system configurations. For example, INTEL used simulation techniques to

analyze various conceptual internal hardware configurations of the 16-bit 8086 microprocessor. From the simulation data various decisions were made such as the determination of the length of the CPU instruction processing pipeline. This is typical of an application of conceptual design simulation.

2.6 MODELING OR SIMULATION?

The choice of simulation or analytical modeling ultimately will be a user's choice. However, analytical and
simulation modeling each have their place and each are better
suited for certain applications.

Analytical modeling is a powerful tool for the study of smaller system problems, such as a disk queuing discipline. In this type of application, analytical models are generally superior to simulation techniques, since an analytical model can provide formulas which give the relationships between the subsystem workload demands, resources, and scheduling algorithm. In addition, the methodology of the performance measurement will be backed by mathematical proof. However, most real world system problems are not so simple, and while analytical models can provide performance measurements for some system configurations, most real world system problems and many performance measurements normally desired cannot be formulated using existing analytical methods (14).

When a complex system problem cannot readily be solved by analytical methods, often simplifying assumptions must be made in order to obtain a solvable model. Decomposition is a technique which can be used to subdivide a more complex system problem into smaller subsystems which can be simplified and formulated into analytical models. These simplifications naturally will affect a model's accuracy and applicability to a performance analysis problem.

While some analytical models have exact solutions, in simulation some error always exists since the simulator is not an exact reproduction of the target system. Nevertheless simulators are well suited to real world system analysis problems and the inaccuracies which normally arise form a selected level of simulation detail and time resolution are usually considered acceptable. So while analytical models can only be applied to a relatively limited number of real world system performance problems, benchmarks and simulation techniques are most frequently used for the more involved real world system modeling tasks.

2.7 WORKLOAD SIMULATION

There are many techniques for representing a model of the target system's workload to the system simulator or model.

One of the most basic is a distribution driven workload simulator. This technique can utilize sampled data on resource utilization from a target system to determine a stochastic sequence of simulation states.

A distribution driven workload simulation often provides for a very compact representation of the workload. However, it is impossible to accuractely depict any but the simplest of workloads with this technique.

Another method of workload characterization is one in which the workload is divided into identifiable tasks and each task is separately characterized. This technique is very popular and commonly used. A task can be characterized to any degree of detail that the user finds necessary to provide for the level of accuracy and flexibility required by his application.

Workload data on the target system can be compiled in various ways. Workload on a system can be characterized by information collected in operating system accounting logs; this technique is simple but usually does not provide the model with a detailed enough characterization of the system workload. Another technique which can provide detailed information on the system is trace-driven modeling. This technique collects trace data with a system probe and these data are later analyzed and translated into a workload model. This technique can provide the system with very detailed data on the workload; however, there are problems in that often the trace probe is not a standard component of the target system, and therefore the probe interferes with the system to some extent. This interference generally will become more pronounced as the detail of the trace probe is

increased. Another problem which must be considered in any workload model is that the workload model must be compatible with the system model. Therefore, any collection of trace data must be reduced and transformed into a format acceptable to the system model, and generally a system probe of sufficient detail will collect a large amount of data. The interpretation and reduction of these data are non-trivial tasks (29).

In systems where the character of the workload is known and does not vary appreciably from measurement interval to measurement interval, another technique is to characterize workload as sequences of system resource demands. Each sequence represents a known task in the target system and is in effect a psuedo-program which drives the simulator. Today, there are many system applications for which this technique is well suited since many medium and small computer systems are functionally dedicated. Therefore, it is known that the system workload will not change in character significantly from one observed interval to the next. That is not to say that the system may not be busier at certain times, but that the tasks the system will be performing will remain essentially unchanged.

3.0 ESSENTIAL ELEMENTS OF SIMULATION

For many years systems managers have had no better means for evaluating a prospective system than the application of Grosch's Law, which maintains that manufacturers price their equipment so as to make performance proportional to the square of the cost $-P = kC^2$. Therefore, if one wanted a system with four times the throughput, one would expect to pay twice as much for it (21). As crude and generalized as this 'law' appears, it has until recently proven a fairly accurate measure on the industry's pricing practices.

Today, tools are available which remove to a great extent the users dependency on the manufacturer for sole source information on system requirements and performance. The following are the elements which need to be considered and included in a simulator if it is to be constructed at a minimal cost, grow with the target system and maintain a close correlation with the target system's performance and capabilities.

3.1 EVALUATION CRITERIA

The first consideration in system performance evaluation is selecting the system characteristics which are to be used as the measure of improved system performance. Many different measures are available—throughput, resource utilization, and response time to mention only a few, but for the interactive processing application, response time is

usually considered the major performance goal.

Response time is selected as the performance goal in demand systems such as:

- a) point-of-sale terminal systems
- b) reservation services
- c) banking services
- d) inventory control

In these types of systems productivity can almost always be improved by the reduction in the amount of time the terminal user has to spend waiting for the system to respond to an input from the terminal. Therefore, for this application, a system which can process 750 tasks with a response time of 500 milliseconds would be preferred to a system which could process 1000 tasks with a 2500 millisecond response time.

While the second system is capable of processing more tasks, it does so at the expense of user wait time, and therefore it is not responding to the requirements of the operational environment.

3.2 SYSTEM VARIABLES

Another factor in the building of a model or a simulator is the selection of the important system variables which are to be used to depict the structure of the system, and which further will be used to modify the system configuration to study alternatives of system design.

Typical examples of these system variables are:

- a) The size of main storage.
- b) The number and type of peripheral storage devices.
- c) The peripheral storage access times and data transfer rates.
- d) The direct memory access (DMA) channels and configurations.
- e) The assignment of task priorities.

3.3 SYSTEM STRUCTURES

A computer hardware system is modular by design, being a collection of system components such as the central processor, the memory system, peripheral storage devices, and input/output communications devices. These system components interact with each other in a known manner decided by the basic system architecture to provide the system services necessary to accomplish the tasks required of the system. Therefore, if a simulator is to be built, it will be easier for the user to understand, use, and modify if it is designed in a modular manner also. The modules of the simulator can then carry a close one-to-one relationship with the target system components and if one wishes to change the specifications of the target system's disc drive, then likewise one need only to go to the routines in the simulator which emulates the operations of the systems disc drives and change the parameters which define these specifications for the simulator.

3.4 REALISTIC DETAIL

An important consideration in system simulation is the decision concerning how much detail is to be designed into the model. The typical solution to this question is "the more detail the better"; the justification being that a computer executes instructions in the microsecond range. Therefore, the simulator should also operate in this range (26). However, it is a well known fact that normally the events which take place in the millisecond range are those which place the bound on system performance. Therefore, excessive detail, as advocated by Nielsen (33), will serve no other purpose in a small system simulator than to instill in the user a false sense of simulation accuracy, For example, in an imaginary system, a routine to establish a request in the I/O queue could optimally be 25 instructions long, but through inefficient programming the software is written in 50 instructions. The average instruction execution time for this system is 5 microseconds; therefore, the routine which should take 125 microseconds, actually takes 250 microseconds and is 50% inefficient wasting 125 microseconds. To process this I/O request, optimally it would take 4 disk accesses, however, through inefficient data structures and programming it will take 5 disk accesses. The average time required for each access/read is 23 milliseconds, therefore, the procedure should take 92 milliseconds, but actually takes 105 milliseconds and is 20% inefficient, wasting 23 milliseconds. This example

demonstrates that while 50% programming inefficiency could waste 125 microseconds, poor utilization of the peripherial storage, while only 20% inefficient, would waste 23 milliseconds or 184 times as much system time. While it must be noted that this example deals with different system resources, either resource when wasted will result in degraded system performance.

3.5 LANGUAGE SELECTION

There are innumerable considerations which can influence the choice of a simulation language for the simulation of a demand interactive system. The selection of a special purpose simulation language will carry with it benefits which should well outweigh the problems of availability and longer run times.

The arguements for the use of a special purpose simulation language rather than FORTRAN or ALGOL are similar to the arguements given by Denning for the use of a higher level language rather than assembly language for system programming (8). That is, a simulation language will be more understandable to other programmers, involves less programming time, and most important, has extensive measurement and statistical gathering capabilities included which are available with little or no additional programming.

3.6 OPERATIONAL ENVIRONMENT

One of the major problems encountered in all types of simulation is providing the simulator with valid representation of the actual required work the system will be processing.

Many simulators have been constructed for many purposes, and the techniques are varied but basically similar in their objectives. The problem all of these techniques have in common is providing the simulator with an accurate representation of the target system's operating environment. In other words, the workload presented to the simulator must accurately reflect the expected workload of the system being simulated.

The most common method of providing a simulator with input is by means of a random work generator. This generator will produce work for the simulator according to some predetermined distribution of the types of system services which will be required. This method has one obvious drawback, which is that known high-demand jobs which are regularly required of a system will tend to be averaged out by the statistical distribution. Another problem encountered is that the validity of the simulator is difficult to establish since the input to the simulator bears no close correlation to the actual work requirements which will be or are being made of the system.

A technique which solves most of the problems of a random work generator is trace-driven simulation (40). With this technique, a trace-driver is derived from a probe placed in the system to be simulated which then gathers data from the operational system on workload and at the same time gathers data on system performance and resource utilization. These data in turn must be interpreted and reduced into a usable form for input into the simulator. Therefore, the input into the simulator is derived from the actual workload of the target system, and at the same time data on the system's performance have been gathered which in turn can be used to validate the performance of the simulator. As mentioned earlier, this technique provides an answer to many of the problems inherent in a random work generator; however, tracedriven simulation has two primary drawbacks which tend to limit its applicability. The first and most obvious drawback is that the target system must exist, and must be operating with a predictable degree of reliability in order to gather the trace data. Secondly, the volume of trace data collected can be a non-trivial consideration when it comes to reducing it into a useable form and interpreting its applicability to the simulation (29). The degree of difficulty naturally depends on the system since some systems have extensive hardware or software data gathering facilities which can greatly reduce the size of the data collection task (36). Nevertheless, whatever data gathering technique

is used, the amount of time involved in the interpretation and analysis of the data will greatly increase the cost of the simulator and require skills which may not be readily available.

This thesis will approach the problem of providing the simulator with a valid operating environment by providing a very flexible task generator which can accurately depict a typical task as a string of system services that the target system normally would be required to provide. This task generator must have a high correlation to the actual environment and therefore, a prior knowledge of the system's existing or proposed operating requirements must exist.

4.0 DEMAND INTERACTIVE SYSTEMS

The wide-spread application of demand real-time processing today makes the field of system evaluation an even more important area of research. Today one can purchase a powerful 'mini'-computer with all the peripherials necessary for real-time demand processing for a fraction of what it would have cost seven years ago. Because of this drastic reduction in hardware costs, more and more users are using demand interactive systems for their various processing requirements.

Typical examples of today's spreading demand processing applications are:

- a). airline reservations and ticket services
- b). shipping and transportation control
- c). billing and accounting services
- d). inventory control
- e). banking services
- f). process control systems
- g). point-of-sale terminal systems
- h). word processing systems

The above mentioned systems are characteristically utilized by a number of users working on a common data base toward related goals.

Users of these systems will naturally be primarily concerned in the applications areas and they will not have

the familiarity with the performance evaluation tools, which they might require to effectively 'tune' their systems for optimum performance. They would probably also lack the means whereby they might evaluate various modifications or extensions to their systems and the effect these changes might have on their overall system performance. This lack of insight into a system's capabilities, along with vendor encouragement, often lead users to the assumption that any system expansion will necessarily require a capital investment in new hardware.

A means is therefore needed whereby the user of a system can evaluate its strengths and weaknesses and through this evaluation of the system's capabilities gain the knowledge necessary to efficiently increase the system capability to meet any expanded system requirements.

Dedicated demand systems as defined here, lend themselves to simulation techniques which should result in
a close correlation of the simulation data to actual system
performance. These systems, since they are dedicated to
a function, can be given a depictive simulation workload
without being concerned with the random occurance of unusual
job types or mixes. In addition since these systems are
normally not heavily involved in computation, the simulator
will be less sensitive to the type of computer used, and
the emphasis can be placed on the system interactions and

the functioning of the system peripherals, which will normally be the limiting factor in the systems performance.

5.0 SYSTEM EVALUATION

The area of system configuration evaluation always involves trade-offs. The problem generally is obtaining sufficient valid data to allow an analyst to make an effective cost-performance trade-off analysis.

A typical systems analysis problem is in the area of mass storage performance evaluation. For example, a movinghead disk can be considered slow as compared to a head-pertrack disk/drum using a "shortest-access-time-first" hardware queuing mechanism (1), which is nearly optimal with respect to service wait-time minimization. The problem can then be taken a step further, for if a "shortest-access-timefirst" drum can be justified through static performance specifications, then one must conclude that core or semiconductor mass storage can be justified on the same basis. So the questions that must be answered are -- has the need for additional speed been demonstrated and can the additional expense be justified? Even if the cost can be justified, will the expected performance differential be realized in a dynamic operational system environment if no input/output channel queuing problem or congestion has previously been observed? Simulation is therefore a necessary tool which can be effective in gathering the required data for effective decision-making.

5.1 DEDICATED DEMAND SYSTEM EVALUATION

The usual goals of systems design are especially conflicting in the dedicated demand processing situation. Balancing system efficiency against user satisfaction, which in this case is normally expressed as fast system response, will usually require some compromise. That is not to say that these are not the goals of other types of systems; however, in the dedicated demand system if there is a conflict between resource utilization and system response, a decision is normally made in favor of response, while in many other system applications, one would normally consider resource utilization and system effeciency paramount.

This precarious balance between system response and system utilization is expressed in queuing theory as: the more likely it is that a facility or resource queue is non-empty (and therefore, the facility or resource is not idle), the more likely it is that the queue wait time is long (and therefore, a user must wait longer for service). If X is the idleness of a facility or resource, the expected wait time in queue is proportional to (1-X)/X. In other words, this means that if a queue exists for a facility's service, there is a high probability that the queue wait time will be long—see figure 2 (8).

In simple terms, this means that the more likely it is a resource is utilized, the more likely it is that a long

QUEUE WAIT TIME vs. RESOURCE UTILIZATION

FIGURE 2

queue will exist for that utility's service. As a common example, from experience it can be seen in most any large grocery store, that there are either idle checkers or there are long lines at each available register. It is unusual to see each available register occupied by only one customer. Therefore, in order to provide a "customer" with prompt service, a resource must be prepared to accept a certain amount of idle time.

The typical dedicated demand interactive system with multiple input terminals will usually have more than one task, or process, resident in the system at any one time. However, since only one can be occupying the central processor, all other tasks will either be idle, queued for system services or perhaps occupying an input/output channel. The evaluation of these times spent in queues, or system wait times, is always an area of prime interest in system evaluation.

The basic assumption underlying demand system evaluation and 'tuning' is that the minimization of system wait times and thereby the minimization of the system response time will be the areas of prime concern. Unfortunately, as previously mentioned, placing a constraint on 'wait time' will result in a loss of system efficiency. This loss is shown graphically in Figure 3 and equals 'a'. While processing efficiency is certainly important for system efficiency, the results gained are rarely of the necessary magnitude to significantly

QUEUE WAIT TIME vs. RESOURCE UTILIZATION - TRADEOFF

. FIGURE 3

increase system performance. Nevertheless, one area related to processing efficiency which should be considered in system evaluation is the priority levels assigned to different types of transactions in the system; this can have a decided effect on performance, especially if some of the transactions in the system are lengthly.

The previously mentioned characteristics of dedicated demand interactive systems are very similar to the functional requirements of an operating system; therefore, many of the solutions to operating system problems are applicable on a smaller scale in dedicated demand interactive systems.

5.2 SIMULATION LANGUAGE SELECTION

There are many simulation languages to chose from in order to construct a system simulator; however, the three languages that are probably most commonly used in discrete system simulation are GPSS, SIMSCRIPT, and FORTRAN. FORTRAN, while not a special purpose simulation language, is often used either because the user feels more comfortable with a language they know, or because they feel their simulator is 'too complex' to adequately be portrayed by a general purpose simulation language (33). GPSS is a language that is most often used for small to medium scale simulation models, while for larger simulation models and those which may require a higher level of computational complexity than GPSS can effectively provide, SIMSCRIPT is usually found to be more effective.

The simulation language selected for this simulator is GPSS, General Purpose Simulation system, or more specifically GPSS/360 (24,25); this language is a transaction oriented simulation language which has found widespread applications due to GPSS's availability in many IBM and Univac installations (30).

GPSS was selected as the simulation language for several reasons; the main ones being the language's availability and that it is probably the best known simulation language, with broad simulation capabilities. Another important point is that the language has a comprehensive statistical package which can provide the user with statistical data on any area of the simulator under investigation. GPSS was designed with the non-programmer in mind, and because of this a simulator written in GPSS is usually comprehensible and easily learned by a wider range of potential users. It is hoped that this factor will give the potential users of this type of simulator clearer insight into its operation and thereby the operation of the simulator's target system. This insight should prove valuable, if not mandatory, if various modifications are to be made to a simulator to implement functional system differences, or perhaps to implement a different statistical gathering technique.

5.3 A DEDICATED DEMAND SYSTEM SIMULATOR

The simulator to be used must be designed to study the

interaction between the many system variables under typical operational conditions. The goal of this simulator is to aid in the evaluation of the various possible system configurations in order to derive the most effective configuration with a minimal loss in system efficiency. The areas of primary interest will be terminal wait for input time and system response time once input is accepted.

Items such as CPU utilization will necessarily be of secondary importance, as mentioned previously. For this simulator, the maximization of system potential, measured as response time, should be accomplished without any major system design modifications. The goal actually will be to 'tune' the system to extend its designed performance rather than to redesign another 'better' system. This is a situation one is often faced with when expected to do the best with what one has rather than purchasing new equipment.

Some of the primary system performance parameters which will be considered in the system evaluation are:

- a). Terminal input wait time
- b). System response time
- c). Queues for system services
- d). System resource utilization

These parameters were chosen because, as mentioned previously, the prime areas of system bottlenecks are waits for system resources. These bottlenecks are displayed as long system queues and excessive wait times for a system resource. System resources with long wait queues will usually have a relatively high utilization and be suspect of having a detrimental effect on overall system response.

Typical system design variables to be included in a system simulator are:

- a). Peripherial storage access times
- b). Peripherial storage data transfer rates
- c). System services scheduling and priorities
- d). Input/output DMA channel utilization
- e). Processor task capacity
- f). Buffer quantities
- q). Operational environment and workload

The simulator designed will have to be flexible enough to depict various system configurations in order to make valid comparisons of system performances and trade-offs. However, it must be realized that flexibility should only be carried so far, at some point the simulator will become so complex that only the designer of the simulator would be able to use it effectively. Therefore, a simulator should not be designed to cover all possible configurations of a system's hardware no matter how impractical they may be. Rather, the simulator should be designed to cover only the practical alternatives in the design of the target system, utilizing the simplified system components and interactions which will have to be considered in the dedicated demand system simulator.

Therefore this simulator will be used to examine the target system's performance without changing the basic system components, but only how they are utilized. Nevertheless, to accompodate possible future requirements of such a simulator, it must be capable of being easily changed to reflect actual or proposed modifications to the components of the simulator's target system.

In the evaluation of the simulation results, many facets of the system must be considered along with the performance figures. Since the goal is the maximization of design potential and not the redesign of the system, careful consideration must be made as to the effect any change will have on the overall system. For example, in most systems that use disc storage the selection of a faster disc or drum could be expected to have a pronounced effect on the overall system performance; however, this fact may be overshadowed by the pronounced effect the selection may have on the system's cost.


The simulator given as an example will be required to simulate to a limited extent several of the various functions of a typical operating system, that is it will:

- a). create and terminate transactions.
- b). control the progress of all processes in the system.
- c). allocate system resources such as-input/output devices and routines, storage and processor time.

Any errors which might be expected to occur in normal system development and operation (27) will not be introduced into the simulation. However, this area should not be ignored in systems where common operations errors have been identified since simulation can prove beneficial in devising recovery techniques. Using simulation techniques one can evaluate alternative and degraded modes of system operation which might be used in the event of a system hardware failure, and in this way try to solve operational problems before they occur.

The simulator will consider 'operating system' resource preemption time as an unscheduled random preemption of selected system resources. Active transactions will be considered preemptable only by the 'operating system' or the various system hardware interrupts.

As mentioned previously, in the development of a system simulator it is useful to create a one-to-one correspondence between the elements of the simulator and the basic required events being simulated in the system, such as the input/output functions, transaction routing, and even the routine names. This correspondence is shown in the general simulator flow diagram, Figure 4. This diagram shows the routing of transactions from the time they are created; shows where the transactions are devided into separate tasks; and gives the general flow path each task will follow until it exits the simulator. A more complete description of the various segments of the simulator is provided in Section 6.



SIMULATOR FLOW DIAGRAM

FIGURE 4

This simulator is not designed to answer all possible questions about the target system. Certain information concerning the target system is assumed to be valid. Primarily, it is assumed that the user knows that the system will work. The simulator is not intended to determine whether a selected computer has sufficient I/O bus speed to accommodate a selected high speed disk, or if there is enough disk space available for the system's data base. Therefore, the simulator assumes that the specified system will accomplish the tasks required of it and the simulator will then provide data on the performance of the specified configuration.

6.0 THE SIMULATOR

There are commercially available computer system simulators which can be used in much the same way as the simulator presented here. These simulators however are usually quite large and expensive and are supported by a data base which maintains the system definitions of a selection of popular computer systems. The systems supported are usually large "mainframe" type systems since it is probably felt that these are the type systems for which such an expensive tool might be justified.

The simulator presented here is not so powerful a tool as some of the large commercially available simulators. However, it is powerful enough and generalized enough to simulate a relatively wide range of "minicomputer" type applications. In fact in this way, the simulator which will be used to evaluate the performance of a conceptual system design will be partially validated by the simulation of a multitasking benchmark which will be run on an existing system with similar peripherals.


The simulator assembled for this example can be described as being comprised of two main sections. The first section serves as a 'Central Dispatcher'; this section of the simulator receives the initial input from a random exponential task generator and divides this input into one of the several user defined pseudo-process types, according to a user prescribed distribution, Figure 5. The Central Dispatcher, Figure 6, then

routes the tasks to the various system service routines according to the task priorities, which are also user assigned.

The tasks are routed through the required system services in a sequence determined by the pseudo-process functions which define the system processing requirements of each task,


Figure 6. These functions are explained further in Section 8.2.

The second main section of the simulator is comprised of the various system service routines through which the Central Dispatcher will route the tasks. These routines, or modules, and their functions are explained further in the following sections. Variables to the simulator which are used to define the target system's configuration are shown enclosed in parenthesis in the following sections and the use is described further in Section 8.1.



TASK GENERATOR

FIGURE 5



CENTRAL DISPATCHER

FIGURE 6

6.1 TERMINAL INPUT ROUTINE - INPUT

The INPUT routine, Figure 7, is used to simulate the input of data from a terminal user to the system. INPUT first will free this transaction's core work area, since it is unknown how long it will take the user to input data. INPUT then tallies an operator's think delay (THINK), or how long it may take the user to respond to the information the system may have sent him. INPUT will then obtain an input buffer, and transfer a specified number of words (WORDI) to the computer, as this transfer occurs INPUT will tally the data transfer time (CPUTM) and the time necessary for the operator to hit the terminal keys (TYPE) for each word transferred. When the transfer is complete, the CPU is interrupted and notified; INPUT then queues for a transaction core work area, releases the terminal devices, and transfers to the START routine, Figure 6, where the input buffer will be released.





FIGURE 7


6.2 TERMINAL OUTPUT ROUTINE - OTPUT

The OTPUT routine, Figure 8, is used to simulate the transmission of data from the system to an operator's terminal and tally the terminal response time which will be the amount of time since the last operator input for this transaction. OTPUT first obtains an output buffer, and then will transmit a number of words (WORDO) to an operator's terminal. OTPUT will tally the data transfer time for each word (CPUTM) and an interword delay (TRATE) for the transfer. When the transfer is complete OTPUT will release the terminal devices, notify the CPU of the transfer, tabulate the terminal response time, and exit the output buffer. Control is then transferred to FIN, Figure 6.



6.3 FIXED-HEAD DISK READ/WRITE ROUTINES - FHDRD/FHDWR

The FHDRD/FHDWR routines, Figure 9, are used to simulate a read or write of one sector of the fixed-head disk. The routine will select the next transaction from its wait queue by priority and transfer one disk sector. The routine will tally the sector rotational delay (FROT) and the sector transfer time (READF). When the transfer is complete the CPU is interrupted and notified of the completion of the transfer. The disk devices are released and control is transferred to FIN, Figure 6.




FIXED HEAD DISK READ/WRITE ROUTINE

'FIGURE 9

6.4 MOVING-HEAD DISK READ/WRITE ROUTINES - MHDRD/MHDWR

The MHDRD/MHDWR routines, Figure 10, are used to simulate the read or write of one sector of the moving-head disk. The routine will select the next transaction from its wait queue by priority and transfer one disk sector. The routine will tally the sector seek (LATRL) and rotational (MROT) delay and the sector transfer time (READM). When the transfer is complete the CPU is interrupted and notified and the disk devices are released. Control then transfers back to FIN, Figure 6.




ļ

MOVING HEAD DISK READ/WRITE ROUTINE FIGURE 10

6.5 MAGNETIC TAPE READ/WRITE ROUTINES - TAPIN/TAPOT

The TAPIN/TAPOT routines, Figure 11, are used to simulate a read or write of one record to the magnetic tape drive. The routine will select the next transaction from its wait queue by priority and transfer one record. The routine will tally the tape access time (TPACC) and the time required to transfer one record (RDTAP). When the transfer is complete the CPU is interrupted and notified, and the tape devices are released. Control then transfers back to FIN, Figure 6.

ونشر




MAGNETIC TAPE READ/WRITE ROUTINE

FIGURE 11

6.6 COMPUTATION TIME ROUTINE - CMP (T)

The CMP(T) routine is used to tally the amount of time a transaction is utilizing the CPU. The entry point into the CMP(T) routine determines the amount of time requested (T) by the transaction. The routine will then seize the CPU if it is available and decrement (T) while tallying the CPU utilization time by a given system timeslice (SLICE). At the end of a timeslice the CPU is released, and if a higher priority transaction is queued for service, the CPU will then be seized by the higher priority transaction. If no higher priority transaction is queued for service, (T) is again decremented and the amount tallied until (T) equals zero. The CPU is then released and control is transferred to FIN, Figure 6.




COMPUTE TIME ROUTINE

FIGURE 12

6.7 LOOP CONTROL ROUTINES - CYC(N), RANDM, ENDCY


The routine CYC(N), Figure 13, is used to initiate a loop sequence through a segment of the software simulation function; these loops can be nested 5 deep. The CYC(N) first calculates the number of cycles of this loop (N) and then pushes this number into the transaction's loop counter stack which is kept in parameters 16-20 of the transaction, with parameter 5 used as the stack pointer. The starting location of the loop is then stored in a return location stack which is kept in parameters 11-15 of the transaction, with parameter 4 used as the stack pointer. Control then transfers to FIN, Figure 6, to proceed with the steps internal to the loop.

The routine RANDM, Figure 13, can be used to randomize the number of cycles a loop routine will make. RANDM will randomize the cycle index (N) about a mean of (N). This routine call, when used, must follow the CYC(N) call immediately in the software simulation function, and it will pull the cycle index (N) from the stack, randomize the number and return it to the stack. Control is then passed to FIN, Figure 6.



LOOP DESIGNATOR ROUTINES,
FIGURE 13


The routine ENDCY, Figure 14, marks the end of a loop sequence; it decrements the cycle index and then will continue or loop if the cycle index is not zero. This routine pulls the cycle index and decrements the number; if the index is zero the index and starting location are pulled from the stacks and control is then passed to FIN, figure 6. If the decremented cycle index is not equal to zero the loop start pointer is pulled from the stack and placed in the operation designator, parameter 1 of the transaction. Control is then passed to FIN, figure 6.



LOOP CONTROL ROUTINE *
FIGURE 14

6.8 EXIT - EXIT

The EXIT routine, Figure 15, marks the end of a software simulation function. This routine deallocates core if required, frees the terminal and terminates the transaction.



EXIT ROUTINE

FIGURE 15

7.0 A TARGET SYSTEM

The type of dedicated demand processing system selected for a simulation example was a department store type point-of-sale real-time accounting system. This system would be responsible for all on-the-floor sales, credit accounts, and inventory control. The basic four system transactions, or tasks, the simulator will be required to process are:

- a). cash sales
- b). credit verification and sales
- c). payments on customer accounts
- d). inventory receiving and control

These transactions will all be processed in real-time from remote terminals. The basic system will utilize the following hardware for interactive processing:

- a). central processor
- b). direct memory access (DMA) channels
- c). fixed and moving-head disks
- d). tape drive
- e). remote terminals

A more complete description of the target system's configuration used for the simulation will be found in Appendix A; at the end of the simulator listing where the system hardware and software specifications are listed.

8.0 SIMULATION OPERATING ENVIRONMENT

8.1 HARDWARE DEFINITIONS

The simulator is defined, as to the system hardware configuration, by a collection of variables or parameters. These variables can readily be changed, even in the middle of a simulation run. Because of this, system configurations can easily be compared by changing the variables which define the system component of interest.

The basic GPSS statements which are used to define the hardware environment are the VARIABLE and STORAGE statements. The VARIABLE statement introduces a constant or an arithemetic expression into the simulation model; the introduction of a VARIABLE statement into a GPSS model will provide that variable value for use throughout the simulator. Furthermore, should a variable be redefined, the last value of the variable introduced into the simulator will be the only valid value from the time it is introduced. Therefore, by redefining a variable which represents an equipment attribute, the hardware configuration of the system can be changed.

The STORAGE statement assigns a quantity of storage to a GPSS storage entity. In this manner storage, units of equipment, and buffers can be defined. The STORAGE statement, like the VARIABLE statement, once defined is valid throughout the GPSS simulator, and once a STORAGE statement redefines a storage entity, the redefined value will then supercede

the initial storage value. This is also the method used to redefine a simulation model in mid-run. However, when a run is modified a RESET or CLEAR card is inserted into the simulator in order to clear the statistics gathered to date.

CPU and Central System Parameters

The simulator input parameters defining the central system are as follows:

			Ţ	
*2	8	• •	9	
WDSIZ	VARIABLE		XX	Computer word size in bits
SLICE	VARIABLE		XXX	CPU sharing time-slice in milliseconds
TASKS	VARIABLE		XXX	Task capacity of system
BUFFI	STORAGE		XXX	Number of terminal input buffers
BUFFO	STORAGE		XXX	Number of terminal output buffers
SYCFU	VARIABLE		XXX	CPU system overhead percentage
SYCHN	VARIABLE		XXX	System disk storage overhead percentage
SYSCH	VARIABLE		XXX	CPU system scheduling overhead,
				time required to "schedule" each
				system event, in milliseconds

^{*} Indicates card columns for GPSS.

Terminal Operating Definitions

The following GPSS statements define the terminal characteristics, operating constraints, and data transfer rates.

*2	8	1 9 X	3 1 1 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MUXCH	VARIABLE	X	A 1 in column 19 indicates a mux channel is used, and a 0 indicates CPU controlled transfers.
BAUD	VARIABLE	XXXX	Terminal baud rate.
TYPE	VARIABLE	XXXX	Estimated time delay between input character, milliseconds.
THINK	VARIABLE	XXXXX	Average time between computer response and operator reply, milliseconds.
CPUTM	VARIABLE	XX	Time required by CPU to process one character to/from a terminal in the non-channel mode, milliseconds.
WDTRN	VARIABLE	XX	Time required by channel to transfer one character to/from terminal, milliseconds.
WORDI	VARIABLE	XX	Average number of characters input from a terminal.
WORDO	VARIABLE	XX	Average number of characters output to a terminal.
TERMS	STORAGE	XXX	Number of terminals in the system.

^{*} Indicates card column for GPSS input.

<u>Disk Storage System Definitions</u>

The following GPSS variables define the operation of the target system's disk storage system.

*2	8	9	
CHANA	VARIABLE	Х	A 1 in column 19 indicates that channel A is used, and a 0 that the CPU is controlling the data transfers. This is for the fixed head disk
CHANB	VARIABLE	x	A 1 in column 19 indicates that channel B is used, and a 0 that the CPU is controlling the data transfers. This is for the moving head disk.
LATRL	VARIABLE	xxx	Average lateral positioning time for moving head disk, milliseconds.
MROT	VARIABLE	xxx	Average rotational access time for moving head disk, milliseconds.
READM	VARIABLE	xxx	Transfer time for one sector to/ from the moving head disk, milliseconds.
FROT	VARIABLE	XXX	Average rotational access time for the fixed head disk, milliseconds.
READF	VARIABLE	XXX	Transfer time for one sector to/ from the fixed head disk, milliseconds.

Tape Storage Definitions

The following GPSS variables define the magnetic tape storage peripheral.

*2	8	••	1 9	
CHANC	VARIABLE	•	x	A 1 in column 19 indicates that channel C is used, a 0 that the CPU is controlling transfers.

^{*} Indicates the card column for GPSS input.

*2 8 .. 9

TPACC VARIABLE XXX Tape drive start-up time, milliseconds.

RDTAP VARIABLE XXX Time required to read/write one tape record, milliseconds.

8.2 OPERATIONAL SOFTWARE ENVIRONMENT DEFINITIONS

The operational environment of the simulator is defined using a series of GPSS "functions". These functions provide the simulator with the information necessary to create an accurate simulation work environment. These functions like the hardware definition statements may be redefined at any time during a simulation in order to modify the system work characteristics or task mixes. The three basic functions used are described in the following sections.

Task Distribution Function

This function takes a GPSS random number input that ranges from 0 to .999 and will assign a pseudo-process (or task) number to a newly created transaction according to the distribution defined by the function. Transaction type is determined by the function input variable, which for the task distribution function is a random number (RN2). The following are typical task distribution functions.

* Indicates the card column for GPSS input.

DISTR FUNCTION RN2,D2 50/50 distribution of two tasks. 25,1/.75/2

Any random number generated from 0 to .499 will result in the selection of task type 1; random numbers in the range .50 to .999 will select task type 2.

DISTR FUNCTION RN2,D3 25/25/50 distribution of three tasks.

Any random number generated between 0 and .249 will result in the selection of task type 1; random numbers in the range .25 to .499 will select task type 2; and task type three is selected by a random number between .5 and .999.

Priority Assignment Function

This function will assign a priority level to each of the pseude-processes (or tasks). GPSS provides for 128 priority levels; the higher the numerical priority the higher the priority level. The following is a typical priority function; the input parameter is the task type (P2) which then selects a priority level from the list.

PRITY FUNCTION P2,L4 Priority assignments for four tasks. 1,4/2,3/3,2/4,1

The above function will make the following priority

* Indicates the card column for GPSS input.

assignments according to the input variable (P2) which is the task type stored in parameter 2 of the transaction.

task 1 - priority 4
task 2 - priority 3
task 3 - priority 2
task 4 - priority 1

Pseudo-process Definition Functions

The pseudo-process functions are built similar to a typical program and define the various system services required by a task and the sequence in which these services are required. These functions also have a looping feature and can cycle through and section of the function. The loop control index can be randomized if desired. The system services controlled through the pseudo-process functions are:

CMPxx This is a request for xx milliseconds of CPU processing time. xx can range from 5 to 95 milliseconds in 5 millisecond increments.

CYCxx This is the statement which begins a looping sequence. xx denotes the number of cycles. The loop segment is delimited by an ENDCY statement. Loops can be nested to 5 levels providing an inner loop is completely contained by all outer loops.

ENDCY This statement is the delimiter for a loop.

RANDM This statement will randomize the loop index of the preceeding CYCxx statement. The RANDM statement must follow the CYCxx statement immediately.

FHDRD/ This is a request for the system to read or FHDWR write one sector on the fixed head disk.

MHDRD/ MHDWR	This is a request for the system to read or write one sector on the moving head disk.
TAPIN/ TAPOT	This is a request to read or write one record on the magnetic tape unit(s).
INPUT	This is a request for input from a user terminal. The task is then dormant awaiting user response.
OTPUT	This is a request for a message to be sent to a user terminal.

EXIT This statement identifies the end of a Pseudo-process (or task).

The Pseudo-process function is used in the following manner. The task type, stored in parameter 2 of the trans-action, directs the simulator to choose the pseudo-process function of the same number. Progress of the task through the function is then controlled by the input to the function which is parameter 1 of the transaction. Parameter 1 of the transaction therefore serves as a "program counter" for the pseudo-process. This counter is incremented or modified as required until the task progresses through to completion (EXIT).

A typical pseudo-process function is constructed in the following example.

- -

*2	8	1 9	
2	FUNCTION	P1,L10	Task #2, input Pl, 10 statements
1,CYC4			Loop 4 times for account search
2,RAND	M		Randomize above loop index
3,FHDR	D		Read account directory
4,CMPl	0		Check directory
5,ENDC	Y	•	End of loop
6,MHDR	D		Read required account record
7,CMPl	5		Update account for payment
8,OTPU	T		Acknowledge payment to terminal
9,TAPO	T		Write transaction record to tape
10,EXI	T		End of task

The above example is used in the simulator to depict a task which might be used to update a customer's account when payments are received. Note that there is no initial terminal input shown, since this is a dedicated demand system it is assumed that all tasks, or transactions, originate with a user terminal input request.

^{*} Indicates the card column for GPSS input.

9.0 THE SIMULATION OF A DEMAND SYSTEM

Simulation experiments were run to predict the performance of the hypothetical target system defined in section 7.0. The results of these experiments were examined and the the system configuration was modified accordingly. The experiments were comprised of four simulation runs to accommodate for any statistical anomalies which might arise when evaluating a single simulation run. The first simulation run of each experiment was first initialized with system transactions to remove the simulation start-up bias. The initialization run lasted for 2 minutes of simulated time and the four simulation runs lasted 5 minutes each. This series of simulation runs of the target system, the baseline of which is defined at the end of Appendix A, produced the following results when interpreted as suggested by Figure 1.

9.1 EXPERIMENT #1 - BASELINE

System Performance

Tasks initialized	700
Tasks completed	631
System/terminal interactions	1988

Input wait time 23700 ms. System response time 23997 ms.

Analysis of experiment 1 shows the utilization of all resources to be below 25% (for a summary of the results of the experiments see Appendix C); therefore; no system overload conditions seem to exist. The system response time is very good, yet there is a long wait for terminal input. Examination of the input buffers showed a 100% utilization factor, and that the buffers were saturated at the end of the simulation. Therefore a bottleneck existed which degraded overall system performance; resulting in a long wait for input time.

System Configuration Redefinition

Since analysis showed input queue congestion, the number of input buffers will be increased by 10.

9.2 EXPERIMENT #2.

System Performance

Tasks initiated Tasks completed System/terminal	interactions	809 822 2487	
Input wait time System response	time		ms.

Analysis of the results show a significant improvement in turnaround time, which brings the user wait time within acceptable limits. It can also be seen that the system response time was slightly longer indicating a higher level of utilization of the system resources, and this can also be observed as the number of tasks completed increased by 30%.

System Configuration Redefinition

The baseline simulator services tasks using a one priority first-in-first-out (FIFO) technique. Response will next be evaluated using a FIFO technique with different priority levels assigned to the tasks. For the next experiment, long transactions with the highest number of system/terminal interactions will be given the highest priority.

9.3 EXPERIMENT #3

System Performance

Tasks initialized	804
Tasks completed	818
System/terminal interactions	2537

Input wait time 250 ms. System response time 571 ms.

Analysis of experiment 3 shows that while there was a slight increase in throughput, the system suffered an increase in turnaround time of 13%. This is most likely due to the fact that long jobs which are given the highest priority are also the most common system tasks. Therefore, the system would tend to always be processing these tasks, leaving the shorter tasks partially blocked by the system. This would also account for the 34% increase in input wait time.

System Configuration Redefinition

The next experiment will evaluate a priority scheme designed to penalize the longer tasks by giving them the lower priorities.

2.4 EXPERIMENT #4

System Performance

Tasks initialized	790
Tasks completed	794
System/terminal interactions	2603

Input wait time 75 ms. System response time 396 ms.

Analysis of this experiment shows that while system throughput is greater than in some of the previous experiments, the system response time and input wait times are greatly improved by this configuration and should provide the user with quick responses to input requests.

The correctness of one's analysis of the experimental results naturally is directly dependent on the correctness of the simulator and its ability to predict changes in system performance based on differing system configurations. Therefore, before one can act on the simulation data, some means of verifying the simulator's correctness is required. The next section deals with the validation of the simulator.

10.0 SIMULATOR VALIDATION

Simulator or model validation is one of the more difficult aspects of performance evaluation. There is no established 100% accurate technique for evaluating the correctness of a simulator or model. Therefore, any technique employed must involve compromises, and common sense is one of the most valuable assets in the evaluation of the validation data. A system model (whether analytical or simulation) is rarely expected to represent an accurate 1 to 1 mirror image of the target system's performance. The user is not normally interested in whether selecting a faster peripheral device will change the system response time from 8.934ms to 7.594ms,, but rather that the change in the system should give approximately a 15% improvement in system response time in that particular application. Performance data should be interpreted this way since typically a simulator's accuracy in predicting a target system's performance can be as good as 5% or as bad as 50%. Even a model "proven" accurate under one specified operating environment may prove not nearly so accurate under a differing environment. This discrepancy in a model's (analytical or simulation) performance is due to various trade-off decisions which must be made in order to create the model.

Some common modeling trade-offs which can affect the accuracy of the results are:

-, -

- The amount of detail in an analytical or simulation model will affect the model's accuracy.
- In analytical modeling, simplifications of the system and certain assumptions must often be made so that the analytical model will have a solution.
- The amount of detail and correctness of the workload characterization of the target system will also affect the accuracy of the results.

The validation of the simulator will be in two parts.

First the basic simulator will be validated by comparing simulation results with pencil and paper calculations of expected results from selected portions of the simulator.

In this way, the modules which represent the various system resources, such as the disks, tape drives, etc. can be verified to see if they perform as expected.

Additionally, the simulator will be validated by configuring it to model and existing system with a known workload. This system will be a ROLM 1602A system with floppy disks and 75 ips tape transports. Various workloads will be run on the target system and the simulation model, and the results will then be correlated.

The results of the validation experiments must be analyzed to determine whether the simulator is performing satisfactorily. The statistical analysis of the validation experiment results should give the user of the simulator confidence in the ability of the simulator to predict the target system's performance. Furthermore, it should give an estimate of the accuracy of these predictions.

The results of the validation experiments will therefore be correlated and analyzed as follows. In each case
it will be assumed that the simulation results bear a linear
one-to-one relationship to the target results, such that:

$$X = aY + c$$

Therefore, if the simulator bears a perfect one-to-one relationship with a target system, this relationship would naturally be represented by -

$$X = Y$$

To verify the linear correlation between the simulation results and the target results, the product-moment formula will be used to determine the linear correllation, r.

$$\mathbf{r} = \frac{\sum xy}{\left(\left(\Sigma x^2\right)\left(\Sigma y^2\right)\right)^{\frac{1}{2}}}$$

This coefficient will reflect the degree to which the linear relationship X = aY + c can be considered an accurate representation.

We can go one step further and determine the standard error of estimate, $S_{x,y}$. This will reflect the accuracy of the assumption X = Y, and can give a 95% confidence interval for which the results should be valid. The properties of the standard error of estimate are analogous to those of the standard deviation. From this, lines constructed at a horizontal distance from the X = Y curve, as shown in Figure 16, should include all the samples within the confidence limits given below.


$$S_{x,y} = 68\%$$
 $2(S_{x,y}) = 95\%$
 $3(S_{x,y}) = 99.7\%$

Therefore, from the validation experiment results the standard error of estimate $S_{x,y}$ will be calculated by--

$$s_{x,y} = \left(\frac{\sum (x - x_{est.})^2}{N}\right)^{\frac{1}{2}}$$

Using this value, $S_{x,y}$, a 95% confidence interval for any value X will be given by $X^{\pm} 2*(S_{x,y})$.

As mentioned previously in Section 3.6, the validation of a system simulator is a relatively simple process if the target system exists and is operational. If the target system is operational one can devise test runs of the system and its simulator and by comparing results the simulator can be verified and fine-tuned. For this simulator, however, the target



PLOT OF TYPICAL SIMULATION VERSUS TARGET RESULTS

FIGURE 16


system does not exist and some other means must be found for testing the validity of the simulator.

In Section 3.3 it was stated that a simulator should be constructed with modular simulation routines which would represent the various system resources or components available in the target system. A computer system is a collection of these resources or components which perform, it is assumed, in a manner consistent with the manufacturer's specifications, and interact with each other in a known manner determined by the basic system architecture. Therefore, if the basic rules and protocol of the target system architecture are followed in the interaction of the independent simulation modules which correspond to the various system components, then a test of the simulator validity would be to make requests of these system services (read disc, write to magnetic tape, etc.) and compare the simulator's response data with the specifications provided to the simulator defining these system services. A benefit which is derived from the use of a simulation language is that statistical data is available on almost every element of the simulation. Using the last simulation run in Appendix B, the following analysis is available on the expected vs. the actual performance of the simulator.

RESOURCE	EXPECTED	ACTUAL	% differ.
FIXED-DISK	25,00 ms.	26,39 ms.	5,56%
MOVING-DISK	97,00 ms.	98.11 ms.	1,14%
MAG TAPE	24.00 ms.	24.38 ms.	1.58%
TERMINAL XFER	5.00 ms.	5.23 ms.	4.6%

From the above data it can be seen that the simulator's actual performance is following the expected performance closely. When these results are plotted and correlated, Figure 17, a very high degree of linear correlation is observed. When the linear correlation is calculated from the formula given previously, it is found to be 19995. While this shows an obvious correlation of the data, the standard error of estimate when calculated gives a value of .84. This will give a 95% confidence interval for the simulation results of 1.68. Therefore one can be confident that

While the above indicates the simulator accurately simulates the specified functions of the given system resources, it only shows the operations of small portions of the simulator. In order to test how well the simulator can predict the performance of a system running a known workload, the following test was run. The second step in the validation of the simulator was to run several simulation test ____ benchmarks of a ROLM 1602A computer system and correlate the



PERFORMANCE OF SIMULATOR SYSTEM RESOURCES

FIGURE 17


results with the actual observed performance of the ROLM system.

The ROLM system consists of a 1602A computer, a floppy disk, and a 75 ips tape transport. Three Fortran tasks were written, each utilizing the above mentioned system resources. These tasks were all run on the ROLM system; each task was timed by itself in a single-tasking environment, and in a three task multitasking environment. These benchmarks were then simulated and the results of these runs are plotted in figure 18, and given below.

ROLM/SIMULATOR TASKING BENCHMARKS

Y	ROLM	SIMULATION	% diff
Task 1 single tasking	2.13 ms.	2.24 ms.	5,1%
Task 2 single tasking	6.12 ms.	6.79 ms.	10.9%
Task 3 single tasking	13,43 ms.	15.04 ms.	11.9%
Task 1 multi-tasking	5.44 ms.	5.32 ms.	2,2%
Task 2 multi-tasking	16.64 ms.	16.77 ms.	0.7%
Task 3 multi-tasking	34.80 ms.	35.63 ms.	2.3%

A linear correlation calculated on these results gives a linear correlation coefficient of .9994. The standard error of estimate calculated for these results gives a value of .63. This value gives a 95% confidence interval of ± 1.26.



Simulation Results

SIMULATION OF ROLM BENCHMARKS

FIGURE 18

^-

The validation of the simulator in this case should give one a high degree of confidence in the ability of the simulator to provide performance data on the operation of of a specified system. While the accuracy of the simulator will vary with the target system and with the accuracy of the input specifications, there is no reason to assume that the simulator will be significantly less accurate in other similar applications. Especially since the simulator was never designed to simulate the ROLM system specifically, nor was this particular machine available when the simulator was first designed.

11.0 SIMULATOR GROWTH POTENTIAL

Few systems are designed and built for static applications with zero growth potential; therefore, a simulator designed to be easily modified in order to grow with a target system will provide the user with a greater return on his initial investment in the simulator.

The simulator described in the previous sections is an example of a simulator which, once designed and operational, is easily modified to match changes which may develop in the target system. All of the possible changes which could be made in the target system are too numerous to mention, however several possible changes are:

- a) A change in a system task
- b) A change in the specifications of a hardware resource
- c) The addition of a new hardware device

11.1 A SOFTWARE CHANGE

In the simulator, the target system software tasks are defined using GPSS functions, which are built to represent a string of system services that the target system would require to accomplish a task. An example of one of these GPSS pseudo-process functions is given in Section 8.2. It is:

2	FUNCTION	Pl,L10	Task #2, input P1, 10 statements
1,CYC	24		Loop 4 times for account search
2,RAN	IDM		Randomize above loop index
3,FHD	ORD		Read account directory
4,CME	210		Check directory for customer
5,ENE	OCY		End of loop
6,MHE	ORD		Read the required account record
7,CMF	215		Update the account for payment
8,OTF	PUT		Acknowledge payment to terminal
9,TAF	POT		Write transaction record
10,EX	XIT .		End of task

Assume that in the above task the following changes are required:

- a) It will take an average of 5 accesses of the fixed head disk to find the account directory entry,
- b) To speed up operations the account records will be located on the fixed head disk.
- c) The task should only allow 10 milliseconds for the update of the account for payment.

To accomplish the above changes in the simulator the following three changes are required in the GPSS pseudo-process function.

- a) item 1 becomes 1,CYC5
- b) item 6 becomes 6, FHDRD
- c) item 7 becomes 7,CMP10

The complete updated pseudo-process then becomes:

2	FUNCTION	P1,L10	Task #2,input P1, 10 statements
1,CYC	:5		Loop 5 times for account search
2,RAN	IDM		Randomize above loop index
3,FHD	ORD		Read account directory for customer
4,CMF	210		Check directory
5,END	CY		End of loop
6,FHD	ORD		Read required account record
7,CMP	210		Update the account for payment
8,OTP	PUT		Acknowledge payment to terminal
9,TAP	OT		Write transaction record
10,EX	IT		End of task

11.2 A CHANGE IN HARDWARE SPECIFICATIONS

In the simulator, the target system's hardware is defined by GPSS variables; if these variables are changed, the hardware definitions are also changed. In the baseline system the moving head disk is defined as having a lateral access time of 75 milliseconds, and an average rotational access time of 13 milliseconds with a sector transfer time of 7 milliseconds. Assume the original disk were replaced with a new disk having the following specifications — average lateral access time of 34 milliseconds, rotational access time of 8 milliseconds, and a sector read time of 1 millisecond. The GPSS VARIABLE statements used to define the moving head disk in the baseline simulator are:

LATRL VARIABLE 75
MROT VARIABLE 13
READM VARIABLE 7

In order to implement the required changes these statements would be changed to read:

MROT VARIABLE 8
READM VARIABLE 1

These three changes are all that would be required to modify the simulator to accommodate a change in the moving head disk.

11.3 THE ADDITION OF NEW HARDWARE

Additional hardware, or system resources, in this simulator are incorporated into the simulator by the addition of a simulation routine which will depict the function of the new hardware. Assume that for the test simulator a peripheral real-time clock device is to be added to the system. This clock is read by the CPU; the data transfer takes 1 millisecond and the clock can be read by any task in the system. A routine for the test simulator to implement this clock might look like this:

*2	8	9	
CLOCK	QUEUE	CLOKQ	Wait queue for clock routine
	BUFFER		Allow task priority alignment
	SEIZE	CPU	Acquire CPU when availiable
	SEIZE	CLOK	Acquire clock when availiable
	DEPART	CLOKQ	Leave the wait queue
	ADVANCE	CLKTIC	Tally clock read time
	RELEASE	CLOK	free the clock
	RELEASE	CPU	Free the CPU
	TRANSFER	,FIN	Return to dispatcher

To have a task access the clock, the term "CLOCK" must be included in a pseudo-process function defining that task. In addition the GPSS variable CLKTIC must be defined as 1. That is all that is required to add a new system resource to the simulator.

^ 3

12,0 CONCLUSIONS

Met by the simulator constructed for this project and the simulation and validation experiments which were run. One of the primary goals was the construction of a structured simulator, which would be easy to implement and configure for a given target system. It has been shown that the simulator's structure is such that any change to one module of the simulator, resulting from a change in the target system, will have little if any effect on any other portion of the simulator. This modular constuction and the "pseudo-process" technique used to emulate the system workload characteristics, allow the simulator to be easily and quickly reconfigured, which is an important feature when the performance of several system configurations are to be evaluated.

The utility of the simulator in the area of system performance evaluation was demonstrated through the analysis of the simulation data on the hypothetical target dedicated demand system. The simulation experiments resulted in significant improvements in system response through the detection of a system bottleneck, which was made evident by long queue wait times in the simulation results. While system throughput was not a prime consideration in the evaluation of the target system, the system throughput was increased by 24% overall. This increase was due in part

to the evaluation of the effect of priority assignments on the overall system performance. The utility of simulation as a performance evaluation tool would seem to be self-evident from these results. Nevertheless, there are many other areas in which simulation can be applied for the solution of computer system problems, areas such as - deadlock detection, error recovery optimization, and hardware failure effect on system performance, just to mention a few.

The level of detail of the simulator was shown to be sufficient by the results of the simulation experiments. It was assumed that in dedicated demand computer systems, the performance of the peripheral devices would be the bounding factor on system performance, and that the internal functional characteristics of any one resource, most notably the CPU, would not significantly impact overall system performance. Therefore, the functional characteristics of the CPU were not considered as impacting system performance; however, it was assumed that the CPU was functionally able to accomplish the assigned tasks. The validation experiments did show that the simulator had sufficient detail to predict the performance of a computer system with a high degree of accuracy.

The one remaining problem of simulation is that it is not usually available as a resource for use by the typical applications analyst. Until the resources for simulation become as available as some of the more common programming

languages, most system evaluation will remain a mixture of manufacturer's data, trial-and-error, and guesswork. However, it is hoped that the availability and use of simulation will increase in the future to provide the applications analyst with a much needed tool for system performance forecasting.

BIBLIOGRAPHY

- 1. Abate, Joseph, and Dubner, Harvey. "Optimizing the Performance of a Drum-Like Storage," <u>IEEE</u> <u>Transactions on Computers</u>, XVIII (November 1969), 992-997
- 2. Bell, C. Gordon, and Nowell, Allen. <u>Computer Structures</u>:

 <u>Readings and Examples</u>. New York: Mcgraw-Hill Inc.,

 1971.
- 3. Boyse, J. W., and Warn, D. R. "A Straightforward Model for Computer Performance Prediction," Computing Surveys, VII (June 1975), 73-93.
- 4. Cantrell, H. N., and Ellison, A. L. "Multiprogramming System Performance Measurement and Analysis,"
 AFIPS Conference Proceedings, XXXII (1968), 213-221-
- 5. Chan, Wah-Chun. "A Computer Processing Queuing System with Feedback," <u>Information and Control</u>, XVI (July 1970), 473-486.
- 6. Chang, W. "Queuing Processes in Computing Systems," IBM Systems Journal, IX (January 1970), 36-71.
- 7. Chorfas, Dimitris N. Systems and Simulation. New York: Academic Press Inc., 1965.
- 8. Denning, Peter J. "Third Generation Computer Systems,"
 Computing Surveys, III (December 1971), 175-216.
- 9. Dewan, Prem B. "A Simulation Model for SDS Sigma 7 Computer System," Unpublished Master of Science thesis, University of Houston, 1968.
- 10. Dewan, Prem B. "A Generalized Simulation for Computer Systems," Unpublished Ph.D. dissertation, University of Houston, 1971.
- 11. Dijkstra, Edsger W. "The Structure of the 'THE'Multiprogramming System," Communications of the ACM,
 XI (May 1968), 341-346.
- Duke, K. A., and Schnurmann, H. D. "System Validation by Three-Level Modeling Synthesis," IBM Journal of Research Development, XV (March 1971), 166-174.
- 13. Fabrycky, W. J., and Torgersen, Paul E. Operations
 Economy Industrial Application of Operations
 Research, Englewood Cliffs, N.J.:Prentice-Hall
 Inc., 1966.

BIBLIOGRAPHY (Cont.)

- 14. Ferrari, Domenico. Computer Systems Performance Evaluation. Englewood Cliffs, N.J.: Prentice-Hall Inc., 1978.
- 15. Fine, Gerald H., and McIsaac, Paul V. "Simulation of a Time-Sharing System," Management Science, XII (February 1966), B-180 B194.
- 16. Fishman, George S., and Kiviat, Philip J. "The Statistics of Discrete-Event Simulation," Simulation, XII (April 1966), 185-195.
- 17. Foley, James D. "An Approach to the Optimum Design of Computer Craphics Systems," Communications of the ACM, XIV (June 1971), 380-390.
- 18. Gordon, Geoffrey. System Simulation, Englewood Cliffs, N.J.: Prentice-Hall Inc., 1978.
- 19. Graham, Robert M.; Clancy, Gerald J. Jr.; and DeVaney,
 David B. "A Software Design and Evaluation System,"

 Communication of the ACM, XVI (February 1973),

 110-116.
- 20. Hellerman, Herbert, and Conroy, Thomas F. Computer System Performance. New York: McGraw-Hill Inc., 1975.
- 21. Hollander, Gerhard L. "Architecture for Large Computer Systems," AFIPS Conference Proceedings, XXX (April 1967)
- 22. Huesmann, L. Rowell and Goldberg, Robert P. "Evaluating Computer Systems Through Simulation," Computer Journal, X (August 1967), 150-156.
- 23. Huntsberger, David V. Elements of Statistical Inference.
 Boston, Mass.: Allyn and Bacon Inc., 1967.
- 24. International Business Machine Corp. <u>General Purpose</u>
 <u>Simulation System/360</u>, <u>Introductory User's Manual</u>.

 GH20-0304-4, 1968-
- 25. International Business Machines Corp. General Purpose Simulation System/360, User's Manual, GH20-0326-4, 1968.

BIBLIOGRAPHY (Cont.)

- 26. Kimbleton, Stephen R. "Performance Evaluation A Structured Approach," Communications of the ACM,
 XV (July 1972), 411-416.
- 27. Klipstein, D. L. "The Contributions of Edsel Murphy to the Understanding of the Behavior of Inanimate Objects," The Journal of Irreproducible Results, XVIII (August 1969)
- 28. Levin, Seymour T. "With New, Powerful Software, Designers Can 'See' a System Work Before it's Actually Built,"

 Electronics Design, Vol. 23, No. 10 (May 10, 1975),

 80-87.
- 29. Lucas, Henry C. Jr. "Performance Evaluation and Monitoring," Computing Surveys, III (September 1971), 79-91.
- 30. MacDougall, M. H. "Computer System Simulation: An Introduction," Computing Surveys, II (September 1970), 191-209.
- 31. Mize, Joe H., and Cox, J. Grady. Essentials of Simulation. Englewood Cliffs, N. J.: Prentice-Hall Inc., 1968.
- 32. Nielsen, Norman R. "Computer Simulation of Computer System Performance," Proceeding ACM National Meeting, XXII (1967) 581-590.
- 33. Nielsen, Norman R. "The Simulation of Time Sharing Systems," Communications of the ACM, X (July 1967), 397-412.
- 34. Pack, Charles D. "The Effects of Multiplexing on a Computer-Communications Systems," Communications of the ACM, XVI (March 1973), 161-168.
- 35. Pattersoq, James L. "Evaluating Disk Drives for Optimal Cost/Performance," <u>Digital Design</u>, Vol. 8, No. 4 (April 1978), 65-70.
- 36. Saltzer, Jerome H. and Gintell, John W. "The Instrumentation of Multics," Second Symposium on Operating System Principles, II (October 1969), 167-174.
- 37. Scherr, Allan L. "Time-Sharing Measurement," <u>Datamation</u>, XII (April 1966), 22-26.

BIBLIOGRAPHY (Cont.)

- 38. Scrage, Linus. "Analysis and Optimization of a Queuing Model of a Real-Time Control System," <u>IEEE</u>

 <u>Transactions on Computers</u>, XVIII (November 1969),

 997-1003.
- 39. Schedler, G. S. "A Queuing Model of a Multiprogramming Computer with a Two-Level Storage System,"

 Communications of the ACM, XVI (January 1973), 3-10.
- 40. Sherman, Stephen; Baskett, Forest III; and Browne, J. C.
 "Trace-Driven Modeling and Analysis of CPU Scheduling
 in a Multiprogramming System," Communications of
 the ACM, XV (December 1972), 1063,1069.
- 41. Vaughn, William C. M. "The Mini's Most Important Part,"

 Electronics Design, Vol. 23. No. 14 (July 5, 1975),

 52-55.
- 42. Watson, Richard W. <u>Timesharing System Design Concepts</u>.

 New York: McGraw-Hill Inc., 1970.
- 43. White, Douglas; Donaldson, William; and Lawrie, Norman.

 Operational Research Techniques. London: Business
 Books Limited, 1969.
- 44. Zussman, Ronald. "Computer Simulation on a Pocket Calculator,"

 Computer Design, Vol. 16, No. 5 (May 1977), 105-109.
- 45. Zussman, Ronald. "Computer Simulation Program for a Second Generation Handheld Calculator," Computer Design, Vol. 17, NO. 3 (March 1978), 116-120.

APPENDIX - A Listing of the Baseline Simulator

BLOCK NO.	*L0C	NAME	A,B,C,D,E,F,G,H,I	COMMENTS	CARD NO.
		SIMULATE	,,,,PF		1
		REALLOCATE	BL0,400,VAR,30		2
	POIS	FUNCTION	RN1 - C24	POISSON ARRIVAL DISTRIBUTION	3
	.00/	.1,.104/.2,	.222/.3/.355/.4/.50	1.5,.6	4
•	.6,.91	5/.7,1.2/.7	5,1.33/.8,1.6/.84,1	.83/.88,2.12	5
•	.9,2.3	1.92,2.521.	94,2.81/.95,2.99/.9	6,3.2/.97,3.5	6
	.98,3.	91.99,4.61.	995,5.3/.998,6.2/.9	99,7./.9997,8.	7 ·
1		GENERATE	1500, FN\$POI\$,,,,20	PF SYSTEM INPUT TRANSACTIONS	8
2		ENTER	TERMS	ACTIVATE TERMINAL	9
3		ASSIGN	2,FN\$DISTR,,PF	TRANSACTION TYPE DISTRIBUTION	10
4		ASSIGN	4,K10,,PF	INITIALIZE LOOP RETURN P OINTER	11
5		ASSIGN	5,K15,,PF	LOOP CONTROL STACK	12
6		PRIORITY	FNSPRITY	ASSIGN TRANSACTION PRIORITY	13
7		QUEUE	INPUT	TERMINAL INPUT WAIT QUEUE	14
8		BUFFER			15
9,		TRANSFER	,TRMIN	INITIAL TERMINAL INPUT	16
10	START	GATE SNF	TASKS	TASK SPACE AVAILABLE	17
11		ENTER	TASKS	STORE TASK IN MEMORY (ALLOCATE)	18
12		ASSIGN	10,K1,,PF	IN CORE FLAG	19
13		DEPART	COREQ	EXIT CORE WAIT QUEUE	20
1 4		LEAVE	BUFFI	EXIT INPUT BUFFER	21
15	NEXT	QUEUE	CPU	CPU SERVICE QUEVE	22
16		SEIZE	CPU	ENTER CPU	23
17		DEPART	CPU	EXIT QUEUE	24
18		ASSIGN	1+,K1,,PF	INCREMENT OPERATION DESIGNATOR	25
19		ADVANCE	V \$ S Y S C H	SETUP TIME - SCHEDULING OVERHEAD	26
20		RELEASE	CPU	•	27
21		TRANSFER	.FN * 2	SELECT OPERATION	28
22	FIN	TRANSFER	NEXT		29
	* * * * *			•	30
	****				31
	****				32
	****		TERMINA	L INPUT SWAP-OUT AND DELAY ROUTINE	33
	****				34
	****				35 36
	****		TACKC	CYTT CODE TO AUATT INDUT	30 37
23	INPUT	LEAVE	TASKS	EXIT CORE TO AWAIT INPUT CUT OF CORE FLAG	38
24		ASSIGN	10,K0,,PF	TERMINAL USER THINK DELAY	39
25		ADVANCE QUEUE	V\$THINK,V\$THINK INPUT	TERMINAL INPUT WAIT QUEUE	40
26 27		TRANSFER	TRMIN	GO TO INPUT ROUTINE	41
٤ ١	****	INANSFER	/ RH 1	60 10 14101 4001142	42
	****		TERMINA	TION OF PROCESS	43
	****		, TERMINA	11101 01 1 1 00 2 2 3	44
28	EXIT	TEST E	P10,K1,TMOUT	IS TASK IN CORE?	45
29	F 7 F 1	LEAVE	TASKS	TASK OVER, LEAVE CORE.	46
30	TMOUT	LEAVE	TERMS	· TASK ENDED RELEASE TERMINAL	47
31	. 1,001	TABULATE	TTIME		4.8
32		TERMINATE	· · · - · · -		49
<i></i>	TTIME	TABLE		TOTAL TURNAROUND TIME	50

### PARTIABLE 1000 SYSTEM TIME SLICE BASE	· • ·	11-08-79 BLOCK NO.	07.035 *LOC	V-Z G P	S S / 6 0 0 0 GER	VERAL PURPOSE SIMULATOR SYSTEM COMMENTS	PAGE	4 CARD NO.
20 VARIABLE 20 VARIABLE 21 FVARIABLE V20*(V\$SYCPU/100) SYSTEM TIME SLICE BASE 21 FVARIABLE V20*(V\$SYCPU/100) CPU SYSTEM OVERHEAD 33 GENERATE V20*(V\$SYCHM/100) SYSTEM TOVERHEAD 34 PREMPT CPU 30.000,60 GENERATE RANDOM SYSTEM WORK 35 GENERATE V20*,020**,60 GENERATE RANDOM SYSTEM WORK 35 GENERATE V20**,020**,60 GENERATE RANDOM SYSTEM WORK 35 G		DEOCK NO.		114112	770707070717071171	Somewis S		
20 VARIABLE 20 VARIABLE 20 VASYCPU/100 SYSTEM TIME SLICE BASE 21 FVARIABLE V20*VVSYCPU/100 CPU SYSTEM OVERHEAD 32 PVARIABLE V20*VVSYCPU/100 CPU SYSTEM OVERHEAD 33 GENERATE V20*V20**60 GENERATE RANDOM SYSTEM WORK 34 PREMPT CPU OCCUPY CPU 35 ADVANCE V21 OCCUPY CPU 36 RETURN CPU 37 SELZE CONTA CCUPY CONTROLLER 37 SELZE CONTA CCUPY CONTROLLER 37 SELZE CONTA OCCUPY CONTROLLER 38 SELZE CONTB OCCUPY CONTROLLER 39 SELZE CONTB OCCUPY CONTROLL 39 SELZE CONTB OCCU			****					51 52
20 VARIABLE 20 VARIABLE 21 FVARIABLE V20*(V\$SYCPU/100) SYSTEM TIME SLICE BASE 21 FVARIABLE V20*(V\$SYCPU/100) CPU SYSTEM OVERHEAD 33 GENERATE V20*(V\$SYCPU/100) GENERATE RANDOM SYSTEM WORK 25 GENERATE V20*, V20*, V60 GENERATE RANDOM SYSTEM WORK 26 GENERATE RANDOM SYSTEM WORK 27 GE		•	****					53
20 VARIABLE 20 VARIABLE 21 FVARIABLE V20*(V\$SYCPU/100) SYSTEM TIME SLICE BASE 21 FVARIABLE V20*(V\$SYCPU/100) CPU SYSTEM OVERHEAD 33 GENERATE V20*(V\$SYCPU/100) GENERATE RANDOM SYSTEM WORK 25 GENERATE V20*, V20*, V60 GENERATE RANDOM SYSTEM WORK 26 GENERATE RANDOM SYSTEM WORK 27 GE			****		DANDOM	DUEDUEAD CENEDATOR		5 4
20			****		RANDUM	UVERHEAD GENERATOR		55
20		*	****		<u>,•</u>	•		56
20			****					57
21				VADIADIE	1000	SYSTEM TIME SLICE BASE		58
22								59
33 GENERATE V20_v20_v,60 GENERATE RANDOM SYSTEM WORK 34 PREEMPT CPU 35 ADVANCE V21 OCCUPY CPU 36 RETURN CPU 37 SEIZE CHANA DISK OVERHEAD 38 SEIZE CONTA OCCUPY CONTROLLER 39 SEIZE CONTB DISK OVERHEAD 40 SEIZE CONTB OCCUPY CONTROLLER 41 ADVANCE V22 42 RELEASE CONTB 44 RELEASE CHANB 45 RELEASE CHANB 46 RELEASE CHANB 47 CYC10 ASSIGN 3+-K1,-PF LOOP ONTROLLER 48 CYC9 ASSIGN 3+-K1,-PF LOOP 9 TIMES 49 CYC8 ASSIGN 3+-K1,-PF LOOP 7 TIMES 50 CYC7 ASSIGN 3+-K1,-PF LOOP 6 TIMES 51 CYC6 ASSIGN 3+-K1,-PF LOOP 6 TIMES 52 CYC5 ASSIGN 3+-K1,-PF LOOP 6 TIMES 53 CYC4 ASSIGN 3+-K1,-PF LOOP 6 TIMES 54 CYC3 ASSIGN 3+-K1,-PF LOOP 6 TIMES 55 CYC7 ASSIGN 3+-K1,-PF LOOP 6 TIMES 56 CYC1 ASSIGN 3+-K1,-PF LOOP 6 TIMES 57 CYC8 ASSIGN 3+-K1,-PF LOOP 6 TIMES 58 CYC2 ASSIGN 3+-K1,-PF LOOP 6 TIMES 59 CYC2 ASSIGN 3+-K1,-PF LOOP 6 TIMES 50 CYC2 ASSIGN 3+-K1,-PF LOOP 6 TIMES 50 CYC1 ASSIGN 3+-K1,-PF LOOP 6 TIMES 51 CYC2 ASSIGN 3+-K1,-PF LOOP 6 TIMES 52 CYC5 ASSIGN 3+-K1,-PF LOOP 6 TIMES 53 CYC4 ASSIGN 3+-K1,-PF LOOP 6 TIMES 54 CYC3 ASSIGN 3+-K1,-PF LOOP 2 TIMES 55 CYC2 ASSIGN 3+-K1,-PF LOOP 2 TIMES 56 CYC1 ASSIGN 3+-K1,-PF LOOP 2 TIMES 57 ASSIGN 3+-K1,-PF LOOP 2 TIMES 58 ASSIGN 3+-K1,-PF LOOP 2 TIMES 59 ASSIGN 3+-K1,-PF SAVE RETURN POINT 58 ASSIGN 3+-K1,-PF SAVE RETURN POINT 58 ASSIGN 5+-K1,-PF SAVE RETURN POINT 58 ASSIGN 5+-K1,-PF SAVE RETURN POINT 58 ASSIGN 5K1,-PF SAVE RETURN POINT 59 ASSIGN 5K1,-PF SAVE RETURN POINT 60 ASSIGN 7-PF-S,-PF CLEAR CYCLE COUNTER 61 CLEAR CYCLE COUNTER 62 TRANSFER TO TACK POINTER 64 LOOP 7-AGAIN LOOP CONTROL								60
36		7.7	c c					61
35 ADVANCE V21 OCCUPY CPU 36 RETURN CPU 37 SEIZE CHANA DISK OVERHEAD 38 SEIZE CONTA OCCUPY CONTROLLER 39 SEIZE CHANA DISK OVERHEAD 40 SEIZE CHANA DISK OVERHEAD 41 ADVANCE V22 42 RELEASE CONTB 43 RELEASE CHANA 44 RELEASE CHANA 45 RELEASE CHANA 46 TERMINATE O 47 CYCIO ASSIGN 3+K1, PF LOOP TIMES 48 CYC9 ASSIGN 3+K1, PF LOOP 7 TIMES 49 CYC8 ASSIGN 3+K1, PF LOOP 7 TIMES 50 CYC7 ASSIGN 3+K1, PF LOOP 7 TIMES 51 CYC6 ASSIGN 3+K1, PF LOOP 5 TIMES 52 CYC5 ASSIGN 3+K1, PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+K1, PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+K1, PF LOOP 5 TIMES 55 CYC4 ASSIGN 3+K1, PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+K1, PF LOOP 5 TIMES 57 CYC8 ASSIGN 3+K1, PF LOOP 5 TIMES 58 CYC9 ASSIGN 3+K1, PF LOOP 5 TIMES 59 CYC7 ASSIGN 3+K1, PF LOOP 5 TIMES 50 CYC7 ASSIGN 3+K1, PF LOOP 5 TIMES 50 CYC7 ASSIGN 3+K1, PF LOOP 5 TIMES 51 CYC8 ASSIGN 3+K1, PF LOOP 5 TIMES 52 CYC5 ASSIGN 3+K1, PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+K1, PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+K1, PF LOOP 5 TIMES 55 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+K1, PF LOOP 5 TIMES 57 ASSIGN 3+K1, PF LOOP 5 TIMES 58 ASSIGN 3+K1, PF LOOP 5 TIMES 59 ASSIGN 3+K1, PF LOOP 5 TIMES 50 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 50 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 51 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 52 CYC5 ASSIGN 3+K1, PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+K1, PF LOOP 5 TIMES 54 CYC5 ASSIGN 3+K1, PF LOOP 5 TIMES 55 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+K1, PF LOOP 5 TIMES 57 CYC2 ASSIGN 3+K1, PF LOOP 5 TIMES 58 CYC2 CYC5 ASSIGN 3+K1, PF LOOP 5 TIMES 59 ASSIGN 5-PF STACK CYCLE COUNTER FOR LOOP 60 ASSIGN 7-PS-PF STACK CYCLE COUNTER FOR LOOP 61 CLEAR CYCLE COUNTER 62 CHANA 64 CYC1 CONTACL 64 CYC1 CONTACL 65 CHANA 66 CYC1 CAND 66 CYC1 CAND 67 CYC1						dendinite minori otoren wom		62
36 RETURN CPU 37 SEIZE CHANA DISK OVERHEAD 38 SEIZE CONTA OCCUPY CONTROLLER 39 SEIZE CONTB DISK OVERHEAD 40 SEIZE CONTB OCCUPY CONTROLLER 41 ADVANCE V22 42 RELEASE CONTB 44 RELEASE CHANB 44 RELEASE CHANB 45 RELEASE CHANB 46 TERMINATE 47 CYCIO ASSIGN 3+,K1,,PF LOOP TIMES 48 CYC9 ASSIGN 3+,K1,,PF LOOP 9 TIMES 49 CYC8 ASSIGN 3+,K1,,PF LOOP 8 TIMES 50 CYC7 ASSIGN 3+,K1,,PF LOOP 7 TIMES 51 CYC6 ASSIGN 3+,K1,,PF LOOP 5 TIMES 52 CYC5 ASSIGN 3+,K1,,PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+,K1,,PF LOOP 5 TIMES 55 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 5 TIMES 57 ASSIGN 3+,K1,,PF LOOP 5 TIMES 58 ASSIGN 3+,K1,,PF LOOP 5 TIMES 59 ASSIGN 3+,K1,,PF LOOP 5 TIMES 50 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 51 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 52 CYC5 ASSIGN 3+,K1,,PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+,K1,,PF LOOP 5 TIMES 55 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 5 TIMES 57 ASSIGN 3+,K1,,PF LOOP 5 TIMES 58 ASSIGN 3+,K1,,PF LOOP 5 TIMES 59 ASSIGN 3+,K1,,PF LOOP 5 TIMES 50 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 51 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 52 CYC3 ASSIGN 3+,K1,,PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+,K1,,PF LOOP 5 TIMES 55 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 5 TIMES 57 ASSIGN 5+,K1,,PF LOOP 5 TIMES 58 ASSIGN 5+,K1,,PF SAVE RETURN POINT FOR LOOP 59 ASSIGN 5+,K1,,PF SAVE RETURN POINT FOR LOOP 60 ASSIGN 5+,F1,,PF SAVE RETURN POINT FOR LOOP 61 ASSIGN 7,PP5,,PF STAKE RYCLE COUNTER FOR LOOP 62 TRANSFER 7,FIN 66 CYC1 ASSIGN 7,PP5,,PF GET LOOP COUNTER 67 TRANSFER 7,FIN 66 CYC1 ASSIGN 7,PP5,,PF GET LOOP COUNTER 67 TRANSFER 7,FIN 67 CYC10 CONTROL 67 CONTROL 68 CO		-				OCCUPY CPU		63
37 38 38								64
38						DISK OVERHEAD		65
40 SEIZE CONTB 41 ADVANCE V22 42 RELEASE CONTB 43 RELEASE CONTB 44 RELEASE CHANB 44 RELEASE CHANA 45 RELEASE CHANA 46 TERMINATE 0 ***** ***** 47 CYC10 ASSIGN 3**K1**PF LOOP 10 TIMES 48 CYC9 ASSIGN 3**K1**PF LOOP 9 TIMES 49 CYC8 ASSIGN 3**K1**PF LOOP 9 TIMES 50 CYC7 ASSIGN 3**K1**PF LOOP 7 TIMES 51 CYC6 ASSIGN 3**K1**PF LOOP 6 TIMES 52 CYC5 ASSIGN 3**K1**PF LOOP 5 TIMES 53 CYC4 ASSIGN 3**K1**PF LOOP 5 TIMES 54 CYC3 ASSIGN 3**K1**PF LOOP 5 TIMES 55 CYC2 ASSIGN 3**K1**PF LOOP 5 TIMES 56 CYC1 ASSIGN 3**K1**PF LOOP 5 TIMES 57 CYC2 ASSIGN 3**K1**PF LOOP 5 TIMES 58 CYC1 ASSIGN 3**K1**PF LOOP 5 TIMES 59 CYC2 ASSIGN 3**K1**PF LOOP 2 TIMES 50 CYC1 ASSIGN 3**K1**PF LOOP 2 TIMES 51 CYC2 ASSIGN 3**K1**PF LOOP 2 TIMES 52 CYC3 ASSIGN 3**K1**PF LOOP 2 TIMES 53 CYC4 ASSIGN 3**K1**PF LOOP 2 TIMES 54 CYC1 ASSIGN 3**K1**PF LOOP 2 TIMES 55 CYC2 ASSIGN 3**K1**PF LOOP 2 TIMES 56 CYC1 ASSIGN 3**K1**PF LOOP 2 TIMES 57 ASSIGN 4**P1**PF SAVE RETURN POINT 58 ASSIGN 4**P1**PF SAVE RETURN POINT FLOOP 59 ASSIGN 4**P1**PF SAVE RETURN POINT FLOOP 60 ASSIGN 4**P1**PF SAVE RETURN POINT FLOOP 61 ASSIGN 5**P3**PF STACK CYCLE COUNTER FOR LOOP 62 TRANSFER **IN GET LOOP COUNTER 64 LOOP 7**AGATA LOOP COUNTER					CONTA	OCCUPY CONTROLLER		66
41 ADVANCE V22 42 RELEASE CONTB 43 RELEASE CHANB 44 RELEASE CHANA 45 RELEASE CONTA 46 TERMINATE O ***** ***** ***** ***** ***** ****		39		SEIZE	CHANB	DISK OVERHEAD		67
42 RELEASE CONTB RELEASE CHANB 44 RELEASE CONTA 45 RELEASE CHANA 46 TERMINATE ***** ***** ***** ***** 47 CYC10 ASSIGN 3+,K1,,PF LOOP 10 TIMES 48 CYC9 ASSIGN 3+,K1,,PF LOOP 9 TIMES 49 CYC8 ASSIGN 3+,K1,,PF LOOP 8 TIMES 50 CYC7 ASSIGN 3+,K1,,PF LOOP 7 TIMES 51 CYC6 ASSIGN 3+,K1,,PF LOOP 6 TIMES 52 CYC7 ASSIGN 3+,K1,,PF LOOP 7 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 54 CYC5 ASSIGN 3+,K1,,PF LOOP 5 TIMES 55 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 5 TIMES 57 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 58 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 59 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 50 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 51 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 52 CYC3 ASSIGN 3+,K1,,PF LOOP 2 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 2 TIMES 54 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 55 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 57 ASSIGN 4+,P1,,PF SAVE RETURN POINT POINT 58 ASSIGN 4+,P1,,PF SAVE RETURN POINT POINT 59 ASSIGN 5-,P3,,PF STACK CYCLE COUNTER FOR LOOP 60 ASSIGN 5-,P3,,PF STACK CYCLE COUNTER 61 CANDAN ASSIGN 7,P2,5,PF GET LOOP COUNTER 62 TRANSFER ,FIN GET LOOP COUNTER 63 ENDCY ASSIGN 7,P25,,PF GET LOOP CONTROL		40		SEIZE	CONTB .	OCCUPY CONTROLLER		68
43 RELEASE CHANB 44 RELEASE CONTA 45 RELEASE CHANA 46 TERMINATE O ***** ***** ***** 47 CYC10 ASSIGN 3+,K1,,PF LOOP 10 TIMES 48 CYC9 ASSIGN 3+,K1,,PF LOOP 9 TIMES 49 CYC8 ASSIGN 3+,K1,,PF LOOP 9 TIMES 50 CYC7 ASSIGN 3+,K1,,PF LOOP 7 TIMES 51 CYC6 ASSIGN 3+,K1,,PF LOOP 6 TIMES 52 CYC7 ASSIGN 3+,K1,,PF LOOP 5 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 54 CYC3 ASSIGN 3+,K1,,PF LOOP 5 TIMES 55 CYC4 ASSIGN 3+,K1,,PF LOOP 5 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 5 TIMES 57 CYC2 ASSIGN 3+,K1,,PF LOOP 5 TIMES 58 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 59 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 50 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 50 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 51 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 52 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 53 CYC4 ASSIGN 3+,K1,,PF LOOP 2 TIMES 54 CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES 55 CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES 56 CYC1 ASSIGN 3+,K1,,PF LOOP 3 TIMES 57 ASSIGN 4,P1,,PF SAVE RETURN POINT ASSIGN 5,P3,,PF SAVE RETURN POINT FOLOP 58 ASSIGN 5,P3,,PF SAVE CYCLE COUNTER 60 ASSIGN 5,P3,,PF SAVE CYCLE COUNTER 61 ASSIGN 7,P5,,PF GET LOOP COUNTER 62 TRANSFER FIN 63 ENDCY ASSIGN 7,P5,,PF GET LOOP COUNTER 64 LOOP CONTROL		41		ADVANCE	V22			69
44 45 RELEASE CHANA 46 ***** ***** ***** ***** ***** ****		42		RELEASE	CONTB			70
######################################		43		RELEASE	CHANB			71
#### #################################		44		RELEASE	CONTA			72
***** **** ***** ***** 47								73
***** ***** 47		46		TERMINATE	0			74
***** ***** 47			****					75
***** 47			****					76
***** 47			****					77
47			****		LOOP CO	NIRCL AND NESTING ROUTINE		78 79
47			****			•		80
47								81
48				ACCICN	7± . v 1 8¢	LOOP 10 TIMES		82
49								83
50								84
51								85
CYC5 ASSIGN 3+,K1,,PF LOOP 5 TIMES CYC4 ASSIGN 3+,K1,,PF LOOP 4 TIMES CYC3 ASSIGN 3+,K1,,PF LOOP 3 TIMES CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES CYC1 ASSIGN 4+,K1,,PF POINTER TO NEST RETURN POINT SS ASSIGN 44,P1,,PF SAVE RETURN POINT OF LOOP ASSIGN 5+,K1,,PF INCREMENT STACK POINTER CYC1 ASSIGN 5+,K1,,PF STACK CYCLE COUNTER FOR LOOP ASSIGN 5,P3,,PF CLEAR CYCLE COUNTER CYC1 COUNTER CYC1 ASSIGN 7,P+5,,PF GET LOOP COUNTER CYC1 COUNTER CYC1 ASSIGN 7,P+5,,PF GET LOOP COUNTER CYC1 COUNTER CYC1 ASSIGN 7,P+5,,PF GET LOOP COUNTER CYC1 COUNTER CYC1 COUNTER CYC1 ASSIGN 7,P+5,,PF GET LOOP COUNTER CYC1 COUNTER CYC1 COUNTER CYC1 ASSIGN 7,P+5,,PF GET LOOP COUNTER CYC1 COUNTER								86
CYC4 ASSIGN 3+,K1,,PF LOOP 4 TIMES CYC3 ASSIGN 3+,K1,,PF LOOP 3 TIMES CYC2 ASSIGN 3+,K1,,PF LOOP 2 TIMES CYC1 ASSIGN 3+,K1,,PF LOOP 2 TIMES CYC1 ASSIGN 3+,K1,,PF POINTER TO NEST RETURN POINT ASSIGN 4+,K1,,PF POINTER TO NEST RETURN POINT SR ASSIGN 44,P1,,PF SAVE RETURN PCINT OF LOOP ASSIGN 5+,K1,,PF INCREMENT STACK POINTER ASSIGN 55,P3,,PF STACK CYCLE COUNTER FOR LOOP ASSIGN 3,K0,,PF CLEAR CYCLE COUNTER TRANSFER ,FIN COMPONENT STACK CYCLE COUNTER COUN			-					87
CYC3 ASSIGN 3+.K1PF LOOP 3 TIMES CYC2 ASSIGN 3+.K1PF LOOP 2 TIMES CYC1 ASSIGN 3+.K1PF LOOP 2 TIMES CYC1 ASSIGN 3+.K1PF POINTER TO NEST RETURN POINT ASSIGN 4+.K1PF SAVE RETURN PCINT OF LOOP ASSIGN 5+.K1PF INCREMENT STACK POINTER ASSIGN 5X1PF STACK CYCLE COUNTER FOR LOOP ASSIGN 3.KOPF CLEAR CYCLE COUNTER TRANSFER .FIN ASSIGN 7.P*5PF GET LOOP COUNTER COOP 7.AGAIN LOOP CONTROL								8.8
S6 CYC1 ASSIGN 3+,k1,,PF 57 ASSIGN 4+,k1,,PF POINTER TO NEST RETURN POINT 58 ASSIGN *4,P1,,PF SAVE RETURN PCINT OF LOOP 59 ASSIGN 5+,k1,,PF INCREMENT STACK POINTER 60 ASSIGN *5,P3,,PF STACK CYCLE COUNTER FOR LOOP 61 ASSIGN 3,K0,,PF CLEAR CYCLE COUNTER 62 TRANSFER ,FIN 63 ENDCY ASSIGN 7,P*5,,PF GET LOOP COUNTER 64 LOOP 7,AGAIN LOOP CONTROL	•		CYC3			LOOP 3 TIMES	·	89
ASSIGN 4+,K1,,PF POINTER TO NEST RETURN POINT S8 ASSIGN *4,P1,,PF SAVE RETURN PCINT OF LOOP S9 ASSIGN 5+,K1,,PF INCREMENT STACK POINTER 60 ASSIGN *5,P3,,PF STACK CYCLE COUNTER FOR LOOP 61 ASSIGN 3,K0,,PF CLEAR CYCLE COUNTER 62 TRANSFER ,FIN 63 ENDCY ASSIGN 7,P*5,,PF GET LOOP COUNTER 64 LOOP 7,AGAIN LOOP CONTROL		55	CYCZ	ASSIGN	3+,K1,,PF	LOOP 2 TIMES		90
ASSIGN *4,P1,PF SAVE RETURN PCINT OF LOOP S9 ASSIGN 5+,K1,PF INCREMENT STACK POINTER 60 ASSIGN *5,P3,PF STACK CYCLE COUNTER FOR LOOP 61 ASSIGN 3,K0,PF CLEAR CYCLE COUNTER 62 TRANSFER FIN 63 ENDCY ASSIGN 7,P*5,PF GET LOOP COUNTER 64 LOOP 7,AGAIN LOOP CONTROL		56	CYC1	ASSIGN	3+,K1,,PF			91
ASSIGN 5+,K1,,PF INCREMENT STACK POINTER ASSIGN *5,P3,,PF STACK CYCLE COUNTER FOR LOOP ASSIGN 3,K0,,PF CLEAR CYCLE COUNTER ASSIGN 7,P+5,,PF GET LOOP COUNTER				ASSIGN	4+,K1,,PF			92
ASSIGN *5,P3,PF STACK CYCLE COUNTER FOR LOOP 61 ASSIGN 3,K0,,PF CLEAR CYCLE COUNTER 62 TRANSFER ,FIN 63 ENDCY ASSIGN 7,P*5,,PF GET LOOP COUNTER 64 LOOP 7,AGAIN LOOP CONTROL		5.8		ASSIGN			,	93
61 ASSIGN 3,KO,,PF CLEAR CYCLE COUNTER 62 TRANSFER ,FIN 63 ENDCY ASSIGN 7,P*5,,PF GET LOOP COUNTER 64 LOOP 7,AGAIN LOOP CONTROL							•	94
62 TRANSFER FIN 63 ENDCY ASSIGN 7.P*5.PF GET LOOP COUNTER 64 LOOP . 7.AGAIN LOOP CONTROL			•					95
63 ENDCY ASSIGN 7,P*5,,PF GET LOOP COUNTER 64 LOOP . 7,AGAIN LOOP CONTROL						CLEAR CYCLE COUNTER	•	96
64 LOOP . 7. AGAIN LOOP CONTROL								.97
			ENDCY					98
ACCICAL AMENIALDS INCLUEN LOCALION								99 100
6) ASSIGN 4-NIPPE CHAINER RETORN COUNTY		65		ASSIGN	4-,K1,,PF	UNSTACK RETURN LOCATION		100

82781 01 11-08-79	07.035	V-2 G P	S S / 6 0 0 0 GE	NERAL PURPOSE SIMULATOR SYSTEM	PAGE	5
BLOCK NO.	*L0C	NAME	A,B,C,D,E,F,G,H,I	COMMENTS		CARD NO.
66		ASSIGN	5-,K1,,PF	UNSTACK CYCLE COUNTER		101
67		TRANSFER	FIN			102
68	AGAIN		1,P*4,,PF	RETRIEVE LOOP START LOCATION		103
69		ASSIGN	*5,P7,,PF	RETURN NEW DECREMENTED LOOP INDEX		104
70 .		ASSIGN	7.KO,,PF .	CLEAR TO ZERO		105
71		TRANSFER	, FIN	RESTART LOOP		106
	****					107
	* * * * *					108
	****		0007745			109
	****		RUUIINE	RANDOMIZED PRECEEDING LOOP INDEX		110
	****					111
	****					112
72	RANDM	ASSIGN	7,P*5,,PF	ASSIGN LOOP INDEX TO PARAMETER 7		113
73	" " " " " " " " " " " " " " " " " " " "	ASSIGN	*5,V\$RAND,,PF	REASSIGN RANDOMIZED LOOP INDEX		114 115
74		ASSIGN	*4+,K1,,PF	EXCLUDE RANDM FROM LOOPING		116
75		TRANSFER	FIN	CONTINUE PROCESSING		117
	RAND	VARIABLE		1 RANDOMIZE PARAMETER 7		118
	****			The state of the s		119
	****					120
	****					121
	****		COMPUTA	TION ROUTINE .		122
	****					123
	. ****					124
	****					125 ·
76	CMP95		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		126
77	CMP 90		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		127
7.8	CMP85		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		128
79	CMP 80		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		129
80	CMP75	·	6+,K5 ,,PF	COMPUTE TIME INCREMENT IN MS.		130
8 1 8 2	CMP70		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		131
83	CMP65 CMP60		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		132
84	CMP55	ASSIGN	6+,K5,,FF	COMPUTE TIME INCREMENT IN MS.		133
85	CMP50		6+,K5,,PF . 6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		134
86	CMP45		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		135
87	CMP40		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS. COMPUTE TIME INCREMENT IN MS.		136
8.8	CMP35		6+ K5 PF	COMPUTE TIME INCREMENT IN MS.		137
89	CMP30		6+.K5PF	COMPUTE TIME INCREMENT IN MS.		138 139
90	CMP 2.5		6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		140
91	CMP20		6+ . K 5 PF	COMPUTE TIME INCREMENT IN MS.		141
• 92	CMP15	ASSIGN	6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		142
93	€ MP 1 0	ASSIGN	6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		143
94	CMP5	ASSIGN	6+,K5,,PF	COMPUTE TIME INCREMENT IN MS.		144
95	· RECMP	TEST LE	P6,V\$SLICE,SLICE			145
96		BUFFER				146
97		QUEUE	CPU	•		147
98		SEIZE	CPU	BEGIN PROCESSING		148,
99 100		DEPART	CPU			149
100		ADVANCE	P6			150

82781 01 11-08-79	07.035	V-2 G P	ss/6000	GENERAL PURPOSE SIMULATOR SYSTEM	PAGE	6
BLOCK NO.	*LOC	NAME	A,B,C,D,E,F,G,H,	COMMENTS		CARD NO.
101		RELEASE	CPU			151
102		ASSIGN	6,K0,,PF	CLEAR PARAMETER TO O		152
103		TRANSFER	,FIN	END PROCESSING		153
104	SLICE	ASSIGN	6-,V\$SLICE,,PF'	REDUCE CPU TIME BY SLICE SIZE		154
105		9U F F E R				155
106		QUEUE	CPU	•		156
107		SEIZE	CPU	BEGIN PROCESSING		157
108		DEPART	CPU			158
109		ADVANCE	V\$SLICE	PROCESS FOR ONE TIME-SLICE		159
110		RELEASE	CPU			160
111		TRANSFER	RECMP	RETURN FOR FURTHER PROCESSING		161
	****					162
	****					163
	****					164
	****				•	165
	****		TERMI	NAL I/O ROUTINE		166
	****					167
	****					168
	****					169
112	TRMIN	BUFFER				170
113		TEST E	V\$MUXCH,K1,CPUIN	CHAN OR CPU I/O		171
114		GATE SNF	BUFFI	TERMINAL I/O SATURATED		172
115		ENTER	BUFFI	ACQUIRE INPUT BLOCK		173
116		SEIZE	MUXCH	SEIZE TERMINAL MUX CHANNEL		174
117		SEIZE	TMCON	SEIZE CONTROLLER		175
118		PREEMPT	CPU	GET BUFFER		176
119		DEPART	INPUT	EXIT INPUT QUEUE		177
120		ADVANCE	K2	4.1. 4.1. 4.0.		178
121		RETURN	CPU			179
122		ASSIGN	8.V\$WORDI,,PF	NUMBER OF WORDS IN MESSAGE		180
123	TRWD	ADVANCE	V\$WDTRN	PASS ONE WORD		181
124		LOOP	8.NXT	READ ANCTHER WORD?		182
125		QUEUE	COREQ	WAIT FOR CORE SPACE		183 -
126		MARK	9P F	MARK FOR THE RESPONSE MEASURE		184
127		PREEMPT	CPU	NOTIFY CPU OF I/O		185
128		RELEASE	TMCON			186
129		RELEASE	MUXCH	•		187
130		ADVANCE	K2			188
1 3 1		RETURN	CPU			189
132		TRANSFER	START	•		190
133	NXT	RELEASE	TMCON	RELEASE CONTROLLER		191
134		RELEASE	MUXCH	RELEASE CHANNEL		192
135		ADVANCE	VTTYPE	MANUAL TYPE DELAY		193
136	•	SEIZE	MUXCH -	SEIZE CHANNEL		194
137		SEIZE	TMCON	SEIZE CONTROLLER		195
138		TRANSFER	.TRWD			196
139	CPUIN	SEIZE	TMCON	· SEIZE CONTROLLER		197
140		GATE SNF	BUFFI	TERMINAL I/O SATURATED		198
141		ENTER	BUFFI	ACQUIRE INPUT BLOCK		199
142		PREEMPT	CPU	GET BUFFER		200
ı						

82781 (01 11-08-79	07.035	V-2 G P	S S / 6 0 0 0 GENE	RAL PURPOSE SIMULATOR SYSTEM	PAGE	7
	BLOCK NO.	*L0¢	NAME	A,B,C,D,E,F,G,H,I	COMMENTS		CARD NO.
	143		DEPART	INPUT	DEPART INPUT QUEUE		201
	144		ADVANCE	κ2	•		202
	145		RETURN	CPU -			203
	146		ASSIGN	8,V\$WORDI,,PF	NUMBER OF WORDS IN MESSAGE		204
	147	RDWD	PREEMPT	CPU *	INTERRUPT		205
	148		ADVANCE	VSCPUTM	READ ONE WORD		206
	149		RETURN	CPU			207
	150		LOOP	8,NXTIN	READ ANOTHER WORD?		. 208
	151		QUEUE	COREQ	WAIT FOR CORE SPACE		
	152		MARK	9P F	MARK FOR THE RESPONSE MEASURE		210
	153		RELEASE	TMCON			211
	154		TRANSFER	• START			212
	155	NXTIN	RELEASE	TMCON	RELEASE CONTROLLER		213
	156		ADVANCE	V\$TYPE	MANUAL TYPE DELAY		214
	157		SEIZE	TMCON	SEIZE CONTROLLER		215
	158		TRANSFER	, R D W D			216
		****					217 218
		****					219
		****					220
		****		TERMINAL	OUTPUT ROUTINE		221
		****					525
		****					223
		. ****					224
	159		BUFFER	0 500 50	RESPONSE TABLE DEFINITION		225'
		RESPN		MP9,0,500,50) MINIMAL TERMINAL WORD TRANS INTERV	Δ1	226
		TRATE	VARIABLE	A2WAXCH*K1*CBA02\A2M0215	CHAN OF CHI 1/0	***	227
	160		TEST E	OTPUT	TERMINAL OUTPUT QUEUE		228
	161		QUEUE GATE SNF	BUFFO	TERMINAL I/O SATURATED		229
	162		ENTER	BUFFO	ACQUIRE INPUT ELOCK		230
	163 164		SEIZE	CPU	SETUP CUTPUT BUFFER		231
	165		SEIZE	MUXCH	SEIZE TERMINAL MUX CHANNEL		232
	166		SEIZE	TMCON	SEIZE CONTROLLER		233
	167		DEPART	OTPUT			234
	168		ADVANCE	K5			235
	169		RELEASE	ĈPU			236
	170		ASSIGN	8. V\$WORDOPF	NUMBER OF WORDS IN MESSAGE		237
	171	WDOUT	ADVANCE	VSWDTRN	PASS ONE WORD		238
	172		LOOP	8 NX TO	READ ANOTHER WORD?		239
	173		PREEMPT	CPU	NOTIFY CPU OF I/O		240
•	174		RELEASE	TMCON			241
	175		RELEASE	MUXCH			242
	176	•	ADVANCE	K2 *			243
	177		RETURN	CPU			244
	178		TEST NE	P9,KO,SKTAB	TEST FOR MARKED TIME TABULATE RESPONSE		245
	179		TABULATE		,		246
	180		ASSIGN	9,K0,,PF	ZERO THE MARK TIME		247 248
	181	SKTAB	LEAVE	BUFFO	EXIT OUTPUT BUFFER		249
	182		TRANSFER	FIN			249 250
4	183	NXTO	RELEASE	TMCON	RELEASE CONTROLLER		£ 3 U

82781 01 11-08-79	07.035	V-2 G P	S S / 6 O O O GE	NERAL PURPOSE SIMULATOR SYSTEM	PAGE	8
BLOCK NO.	*LOC	NAME	A,B,C,D,E,F,G,H,I	COMMENTS		CARD NO.
184		RELEASE	MUXCH	RELEASE CHANNEL		251
185		ADVANCE	V\$TRATE	SYNCHRONIZING DELAY		252
186		SEIZE	MUXCH	SEIZE CHANNEL		253
187		SEIZE	TMCON	SEIZE CONTROLLER		254
188		TRANSFER	.WDOUT	NEXT WORD		255
189	CPUOT	QUEUE	OTPUT	* TERMINAL OUTPUT QUEUE		256
190		GATE SNF	BUFF0	WAIT FOR EMPTY BUFFER		257
1 91		ENTER	BUFFO			258
192		SEIZE	CPU	SEIZE CPU FOR OUTPUT		259
193		SEIZE	TMCON	SEIZE CONTROLLER		260
194		DEPART	OTPUT	•		261
195		ADVANCE	κ5	SETUP OUTPUT		262
196		ASSIGN	8,V\$WORDO,,PF	NUMBER OF WORDS IN MESSAGE		263
197		ADVANCE	VSCPUTM	TRANSMIT FIRST WORD		264
· 198		ASSIGN	8-,K1,,PF	DECREMENT COUNT		265
199		RELEASE	CPU			266
200		RELEASE	TMCON			267
201		ADVANCE	V\$TRATE	SYNCHRONIZING DELAY		268
202	WDOT	SEIZE	TMCON	TERMINAL SEIZES CONTROLLER		269
203		PREEMPT	CPU	INTERRUPT CPU		270
204		ADVANCE	VSCPUTM	TRANSMIT WORD		271 272
205		RETURN	CPU			272
206		RELEASE	TMCON			273 274
207		LOOP	8.NXTOT	SEND NEXT WORD		275
208		TEST NE	P9,K0,NOTAB	TEST FOR MARKED TIME		276`
209		TABULATE	RESPN	TABULATE RESPONSE		277
210		ASSIGN	9,K0,,PF	ZERO THE MARK TIME		278
211	NOTAB	LEAVE	BUFFO	EXIT OUTPUT BUFFER		279
212		TRANSFER	FIN	EXIT ROUTINE		280
213	NXTOT	ADVANCE	VSTRATE	SYNCHRONIZING DELAY		281
214		TRANSFER	, W D O T	SEND NEXT WORD		282
	****					283
	****					284
	****		FIVEN	HEAD DISK READ ROUTINE		285
	****		LIVER	HEAD DISK READ ROOTING		286
	****					287
	****					288
215	FHDRD		FHDRD	DISK WAIT QUEUE		289
. 213	FHUND	BUFFER	THORD			290
210		TEST E	V\$CHANA,K1,CPUFR	SELECT CHANNEL OR CPU MODE		291
218		SEIZE	CHANA	SEIZE CHANNEL AND CONTROLLER		292
219		SEIZE	CONTA	SEIZE CONTROLLER		293
550		DEPART	FHDRD			294
221		ADVANCE	V\$FROT, V\$FROT			295
222		ADVANCE	VSREADF	FIXED HEAD READ TIME		296
223		PREEMPT	CPU	NOTIFY CPU OF TRANSFER		297
224		ADVANCE	K2			298
225		RETURN	CPU			299
226		RELEASE	CONTA	CONTROLLER		300

82781 01 11-08-7	9 07.035	V-2 G	P S S / 6 0 0 0	GENERA	L PURPOSE SIMULATOR SYSTEM	PAGE	9
BLOCK NO	*LOC	NAME	A,B,C,D,E,F,G,H	H • I	COMMENTS		CARĎ NO.
227		RELEASE	CHANA	E	XIT CHANNEL		301
228.		TRANSFER	FIN				301 302
229	CPUFR	SEIZE	CONTA	C	ONTROLLER		303
230		DEPART	FHDRD		•		304
231		GATE LR	CPUIO	• c	PU I/O INTERFERENCE SEMAPHORE		305
232		rogic 2	CPUIO	S	ET CPU I/O SEMAPHORE		306
233		ADVANCE	V\$FROT, V\$FROT				307
234		PREEMPT	* -	I	NTERRUPT CPU		308
235		ADVANCE	VSREADF	F	IXED HEAD READ TIME ESET CPU I/O SEMAPHORE OMPLETE INTERRUPT		309
236 237		LOGIC R		R	ESET CPU I/O SEMAPHORE		310
238	,	RETURN	CPU				311
239		RELEASE	• • • • • •		XIT CONTROLLER		312
239	****	TRANSFER	•FIN	E	XIT		313
	****						314
	****						315
	****		# O !! T		**************************************		316
	****		140 4 1	ING HEAD	DISK READ ROUTINE		317
	****						318
	****						319
240	MHDRD	QUEUE	MHDRD		ISK WAIT QUEUE		320
241		BUFFER		U	134 MAII MOEDE		321
242		TEST E	V\$CHANE,K1,CPUM	ta s	ELECT CHANNEL OR CPU MODE		322
243		SEIZE	CHANB		EIZE CHANNEL AND CONTROLLER		323
. 244		SEIZE	CONTB		EIZE CONTROLLER		• • •
245		DEPART	MHDRD	•	TITE SOW, NOCEEN		325 326
246		ADVANCE	V\$LATRL,V\$LATRL	. Р	OSITION HEAD ON TRACK		320 327
247		ADVANCE	V\$MROT, V\$MROT	R-	OTATIONAL ACCESS		328
248		ADVANCE	V\$READM		OVING HEAD DISK READ .		329
249		PREEMPT	CPU	N	OTIFY CPU OF TRANSFER		330
250		ADVANCE	K2				331
251		RETURN	CPU				332
252		RELEASE	CONTB	C	ONTROLLER		333
253 254		RELEASE	CHANB	E:	XIT CHANNEL		334
255	COUMD	TRANSFER					335
256	CPUMK	SEIZE DEPART	CONTB	C	ONTROLLER		336
257		ADVANCE	MHDRD		******		337
258		GATE LR	V\$LATRL,V\$LATRL CPUIO	. Р	OSITION HEAD ON TRACK		338
259		LOGICS	CPUIO	C 1	PU I/O INTERFERENCE SEMAPHORE	•	339
. 260		ADVANCE	V\$MROT,V\$MROT	31	ET CPU I/O SEMAPHORE OTATIONAL ACCESS		340
261		PREEMPT	CPU		NTERRUPT CPU		341
262		ADVANCE	VSREADM		OVING HEAD DISK READ	1	342
263		LOGIC R	CPUIO	Ri	ESET CPU I/O SEMAPHORE	ı	343
264		RETURN	CPU	c	OMPLETE INTERRUPT		344 345
265		RELEASE	CONTB		XIT CONTROLLER		345 346
266		TRANSFER	FIN		XIT		347
	****						347
	****						349
1	****						350
i			•				

82781 01 1	1-08-79	07.035	V-2 G P	\$\$ / 6000	GENERAL PURPOSE SIMULATOR SYSTEM	PAGE	10
91	OCK NO.	*LOC	NAME	A,B,C,D,E,F,G,H,	I COMMENTS		CARD NO.
		****		FIXED	HEAD WRITE ROUTINE		351
	•	****					352
		****					353
	2.47	****			•		354
	267	FHDWR		FHDWR	. DISK WAIT QUEUE		355
	268 269		BUFFER				356
•			TEST E	V\$CHANA,K1,CPUFW			357
	270 271		SEIZE	CHANA	SEIZE CHANNEL AND CONTROLLER		358
			SEIZE	CONTA	SEIZE CONTROLLER		359
	272 273		DEPART	FHDWR			360
	274		ADVANCE	V\$FROT, V\$FROT	ETHER WEAR HOTTE		361
	275		ADVANCE	VSREADF	FIXED HEAD WRITE		362
	276		PREEMPT	CPU	NOTIFY CPU OF TRANSFER.		363
	277	•	ADVANCE	K2			364
	278		RETURN	CPU	40.178.41.48		365
	279		RELEASE RELEASE	CONTA CHANA	CONTROLLER		366
	280		TRANSFER		EXIT CHANNEL		367
	281	COUCH	SEIZE	FIN	CONTROLLER		368
	282	CPUFW	DEPART	CONTA	CONTROLLER		369
	283		GATE LR	FHDWR CPUIO	COURT A THE CONTRACT OF THE CONTRACT		370
	284		LOGIC S	CPUIO	CPU I/O INTERFERENCE SEMAPHORE		371
	285		ADVANCE	V\$FROT, V\$FROT	SET CPU I/O SEMAPHORE		372
	286		PREEMPT	CPU	INTERRUPT CPU		373
	287		ADVANCE	V\$READF	FIXED HEAD WRITE		374
	288		LOGIC R	CPUIO	RESET CPU.I/O SEMAPHORE		375 `
	239		RETURN	CPU	COMPLETE INTERRUPT		376
	290		RELEASE	CONTA	EXIT CONTROLLER		377 378
	291		TRANSFER	FIN	EXIT		378 379
		****		7. 2.0	,		380
		****					381
		****					382
		****		MOVIN	G HEAD DISK WRITE ROUTINE		383
		****		1101111	O HEAD DISK WATTE ROOTINE		384
		****					385
		****					386
	292	MHDWR	QUEUE	MHDWR	DISK' WAIT QUEUE		387
	293	•	BUFFER				388
	294		TEST E	V\$CHANB,K1,CPUMW	SELECT CHANNEL OR CPU MODE		389
	295		SEIZE	CHANB	SEIZE CHANNEL AND CONTROLLER		390
	296		SEIZE	CONTB	SEIZE CONTROLLER		391
	297		DEPART	MHDWR			392
	298		ADVANCE	V\$LATRL,V\$LATRL	POSITION HEAD ON TRACK		393
	299		ADVANCE	V\$MROT, V\$MROT	ROTATIONAL ACCESS		394
	300		ADVANCE	V\$READM	MOVING HEAD DISK WRITE		395
	301		PREEMPT	CPU	NOTIFY CPU OF TRANSFER		396
	302		ADVANCE	K2			397
	303		RETURN	CPU			398 .
	304		RELEASE .		CONTROLLER	•	399
	305		RELEASE	CHANB	EXIT CHANNEL		400

	BLOCK NO.	*L0C	NAME	A a B a C a D a E a F a G a H a I	COMMENTS		CARD NO.
					••••••		404
	306		TRANSFER	FIN			401 402
	307	CPUMW	SEIZE	CONTB	CONTROLLER		402
	308		DEPART	MHDWR			
	309 '		ADVANCE		POSITION HEAD ON TRACK	•	404
	310	*	GATE LR	CPUIO	CPU I/O INTERFERENCE SEMAPHORE		405
	311		rogic s	CPUIO	SET CPU I/O SEMAPHORE		406
	312		ADVANCE	V\$MROT,V\$MROT	ROTATIONAL ACCESS		407
	313		PREEMPT	CPU	INTERRUPT CPU		408 409
	314		ADVANCE	V\$READM	MOVING HEAD DISK WRITE		410
	315 ,		LOGIC R	CPUI O	RESET CPU I/O SEMAPHORE		411
	316		RETURN	CPU	COMPLETE INTERRUPT		412
	317		RELEASE	CONTB	EXIT CONTROLLER		412
	318		TRANSFER	• FIN	EXIT		414
		****					414
		****					416
		****					417
		****		INPUT F	RCM TAPE RCUTINE		417
		****					419
		****					419
		****			SUTED AUGUS		421
	319	TAPIN	QUEUE	TAPIN	ENTER QUEUE		422
	320		BUFFER		COU OC CHANNEL TAGE		423
	321		TEST E		CPU OR CHANNEL I/O?		424.
	322		SEIZE	CHANC	SEIZE IO CHANNEL		425
	323		SEIZE	TAPCN	SEIZE TAPE CONTROLLER		426
	324		DEPART	TAPIN	ACCCCC HATT		427
	325		ADVANCE	V\$TPACC	ACCESS WAIT		428
	326		ADVANCE	V\$RDTAP	READ TIME ONE BLOCK		429
	327		PREEMPT	CPU	NOTIFY CPU OF IO		430
	328		ADVANCE	K2	KUTIFF CPU OF 10		431
	329		RETURN	CPU			432
	330		RELEASE	TAPCN			433
	331		RELEASE	CHANC			434
	332	401177	TRANSFER	♪FIN CPU	INITIALIZE INPUT		435
	333	CPUTI			INITIACIZE INPOT		436
	334		ADVANCE	K2	SEIZE CONTROLLER		437
	335		SEIZE	TAPCN TAPIN	SEIZE CONTROLLER		438
•			DEPART	CPU			439
	337		RELEASE GATE LR	CPUIO	CPU I/O INTERFERENCE SEMAPHORE		440
	338		LOGIC S	0101	SET CPU I/O SEMAPHORE		441
	339 340		ADVANCE	VSTPACC.	ACCESS TAPE		442
	341		PREEMPT	CPU	INTERRUPT CPU FOR INPUT		443
	342		ADVANCE	V\$RDTAP	READ TAPE RECORD		444
	343		LOGIC R	CPUIO	RESET CPU I/O SEMAPHORE		445
	344		RELEASE	TAPCN	Hadai ere are earminena		446
	345		RETURN	CPU			447
	346		TRANSFER	FIN	EXIT		448
	540	****			- · - ·		449
							450

DISTR FUNCTION RN2, D4

500

TRANSACTION DISTRUBUTION

594

595

596

597

598

599

600

ONE MINUTE TIMER . INITIALIZE THE SIMULATOR TERMINATE 1 START 2.NP

RESET START 5 . . . 1 RESET START 5 . . . 1

375 .

01 11-08-79	07.035 V-2 G P	S S / 6 0 0 0 GENE	RAL PURPOSE SIMULATOR SYSTEM	PAGE	15
BLOCK NO.	*LOC NAME	A.B.C.D.E.F.G.H.I	COMMENTS		CARD NO
	RESET				601
	START	5,,,1			602
	RESET				603
1	START	5,,,1	•		604
	STORAGE	S\$BUFFI,25	NUMBER OF INPUT BUFFERS		605
	CLEAR				606
	START	2.NP	INITIALIZE THE SIMULATOR		607
	RESET				608
	START	5,,,1			609
	RESET				610
	START	5,,,1			611
	RESET				612
	START	5,,,1			613
	RESET				614
	START	5,,,1			615
	PRITY FUNCTION	P2,L4			616
ERROR IN ABOV	E CARD * * * * * MULT	IPLE DEFINED ENTITY SY	MEOL (NON-FATAL) <		
	1,4/2,2/3,3/4,1		LONG JCB BENEFIT		617
	CLEAR	_			618
	START	2.NP	INITIALIZE THE SIMULATOR		619
	RESET				620
	START	5,,,1			621
	RESET				622
	START	5,,,1			623
	RESET				624
	START	5,,,1			625
	RESET				626
	START	50001			627
	PRITY FUNCTION	P2,L4			628
ERROR IN ABOV	E CARD * * * * * MULT	IPLE DEFINED ENTITY SY	(MEOL (NON-FATAL) <<<<<		
	1,1/2,3/3,2/4,4		SHORT JOB BENEFIT		629
	CLEAR	3.40			630
	START	2 • NP	INITIALIZE THE SIMULATOR		631
	RESET				632
	START	5,,,1		•	633
	RESET	F 4			634
	START	5,,,1			635
	RESET				636
	START	5,,,1			637
	RESET		•	•	638
	START	5,,,1			639
	END				640

AGAIN 68 09 CHIPS 93 508 519 532 CHIPS 90 522 535 549 552 561 CHIPS 93 508 CHIPS 93 508 CHIPS 93 508 CHIPS 94 517 547 559 CHIPS 95 76 C	781 01 1	1-08-79 07.03	6	CRO	SS-REF	ERENCE	***	BLOC	KS **	*					PAG	E .	16		
CMP10 93 508 519 532 CMP20 01 CMP20 CMP	SYMBO	L NUMBER	REFER	RENCES	BY CA	RD NO.										-		•	
CMP15 92 543 CMP20 91 522 535 549 552 561 CMP25 90 522 535 549 552 561 CMP30 88 CMP40 87 CMP30 88 CMP40 87 CMP50 85 CMP50 85 CMP50 85 CMP50 85 CMP50 85 CMP50 86 CMP50 87 CMP60 83 CMP60 82 CMP60 82 CMP60 82 CMP70 81 CMP75 80 CMP88 78 CMP77 80 CMP88 78 CMP79 77 CMP88 78 CMP79 77 CMP88 78 CMP79 77 CMP88 78 CMP10 139 171 CMP1M 139 171 CMP1M 201 307 399 CMP1M 307 399 CMP1M 357 CMP1M 357 CMP1M 358 C			99																
CMP2D 91 CMP3D 89 CMP3D 89 CMP3D 89 CMP3D 89 CMP3D 80 CMP3D 80 CMP3D 86 CMP5D 87 CMP6D 83 CMP6D 83 CMP6D 83 CMP6D 87 CMP6D 83 CMP6D 87 CMP			508	519	532														
CMP25 90 522 535 549 552 561 CMP30 80 CMP30 80 CMP40 87 CMP40 87 CMP40 88 CMP5 86 CMP5 84 CMP5 84 CMP60 83 CMP65 82 CMP67 80 CMP67 80 CMP67 80 CMP68 70 CMP68 70 CMP69 70 CMP69 70 CMP89 70			543																
CMP30 89 CMP40 87 CMP40 87 CMP40 88 CMP50 85 CMP50 85 CMP60 83 CMP60 83 CMP60 83 CMP60 83 CMP60 83 CMP60 83 CMP60 87 CMP								•											
CMP35 88 CMP40 87 CMP40 87 CMP40 88 CMP50 86 CMP50 84 CMP50 83 CMP55 82 CMP70 81 CMP70 81 CMP70 87 CMP80 78 CMP90 76 CMP40 281 357 CMP40 139 171 CMP40 281 357 CMP40 189 227 CMP40 189 249 279 302 313 335 347 368 379 401 413 434 CMP40 189 240 CMP50 189			522	535	549	552	561	•											
CMPAGO 87 CMPAGO 85 CMPSGO 85 CMPSGO 85 CMPSGO 83 CMPSGO 82 CMP77 81 CMP77 81 CMP77 80 CMP88 78 CMP97 77 CMP88 78 CMP97 77 CMP88 78 CMP97 77 CMP98 76 CPUFM 281 357 CPUIN 139 171 CPUMR 255 323 CPUMN 307 389 CPUOT 189 227 CPUIT 333 423 CPUIT 333 425 CPUIT 333 425 CPUIT 351 541 CMCCC 47 CMCC 55 C																			
CMP50 85 CMP50 85 CMP50 85 CMP50 84 CMP60 83 CMP665 82 CMP70 81 CMP70 81 CMP70 81 CMP70 81 CMP70 76 CMP80 78 CMP80 79 CMP80 78 CMP90 77 CMP90 76 CMP90 77 CMP90 77 CMP90 76 CMP90 77 CMP90 77 CMP90 77 CMP90 76 CMP90 77 CMP90 77 CMP90 76 CMP90 77 CMP90 76 CMP90 77 CMP90 76 CMP90 77 CMP90 76 CM																			
CMP50 85 CMP55 84 CMP5 94 517 547 559 CMP60 83 CMP60 83 CMP670 81 CMP70 81 CMP70 81 CMP70 87 CMP85 78 CMP85 78 CMP90 77 CMP95 76 CPUIR 229 291 CPUIR 281 357 CPUIN 139 171 CPUIM 3007 339 CPUIT 333 425 CPUIM 3007 339 CPUIT 333 425 CPUIT 333 425 CPUIT 335 425 CPUIT 360 CTC10 47 CTC1 56 CTC2 55 CTC3 54 CTC4 53 505 529 CTC4 53 505 529 CTC5 51 CTC6 51 CTC7 50 CTC8 49 CTC6 48 ENDCY 63 509 521 533 551 EXIT 28 527 578 557 544 FIDRD 215 507 516 531 546 FIDRD 215 507 516 531 546 FIDRD 215 507 516 531 546 FIDRD 226 751 545 MHORD 240 510 518 534 548 560 MHORD 240 510 518 534 548 560 NEXT 15 29 NEXT 15 29 NEXT 15 29																			
CMP55 84 CMP5 94 517 547 559 CMP60 83 CMP65 82 CMP70 81 CMP75 80 CMP80 79 CMP85 78 CMP90 77 CMP90 77 CMP90 76 CPUFW 281 357 CPUFW 281 357 CPUIN 139 171 CPUFW 281 357 CPUIN 139 171 CPUFW 285 323 CPUIN 307 339 CPUIT 189 227 CPUIT 333 423 CPUIT 383 423 CPUIT 383 423 CPUIT 380 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC7 500 CYC6 51 CYC7 500 CYC8 49 CYC7 500 CYC8 500																			
CMP5																			
CMP60 83 CMP65 82 CMP70 81 CMP75 80 CMP80 79 CMP85 78 CMP00 77 CMP05 76 CPUFR 229 291 CPUFW 281 357 CPUIN 139 171 CPUMR 255 323 CPUMW 307 339 CPUOT 189 227 CPUIT 1333 425 CPUT0 301 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 \$29 CYC5 52 512 \$41 CYC4 55 62 CYC5 52 512 \$41 CYC6 51 CYC7 50 CYC8 49 CYC7 50 CYC8 49 CYC7 63 507 516 531 \$46 FHORD 215 507 516 531 \$46 FHORD 226 7 514 \$48 FHORD 226 7 514 \$48 FHORD 227 FHORD 23 515 545 MHORD 240 510 518 534 548 560	CMPS		517	5 / 7	550														
CMP65 82 CMP70 81 CMP75 80 CMP80 79 CMP85 78 CMP00 77 CMP05 76 CMP07 77 CMP05 76 CMP07 77 CMP08 229 CPUFW 281 357 CPUIN 139 171 CPUIN 139 171 CPUIN 330 425 CPUIT 333 425 CPUIT 333 425 CPUIT 36 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 558 557 564 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 226 77 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 MHORD 240 510 518 534 548 560			311	747	229														
CMP70 81 CMP75 80 CMP80 79 CMP85 78 CMP90 77 CMP95 76 CPUER 229 291 CPUFW 281 357 CPUIN 139 171 CPUIN 307 389 CPUIM 307 389 CPUIT 333 423 CPUIT 333 423 CPUIT 335 425 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 507 516 531 546 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 267 514 545 MHORD 240 510 518 534 548 560 MHORD 240 510 510 518 534 548 560		82																	
CMP35 80 CMP36 79 CMB35 78 CMP90 77 CMP95 76 CPUR 281 357 CPUR 281 357 CPUIN 139 171 CPUMR 255 323 CPUMW 307 389 CPUOT 189 227 CPUII 333 423 CPUII 333 425 CPUII 36 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDRD 260 510 518 534 548 560 NEXT 15 29	CMP70																		
CMP8D 78 CMP9D 78 CMP9D 76 CMP9D 76 CMP9D 76 CMP9D 76 CMPV 281 357 CPUIN 139 171 CPUIN 139 27 CPUIN 307 389 CPUW 307 389 CPUIW 307 389 CPUIW 307 389 CPUI 333 423 CPUI 333 425 CPUI 36 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 507 518 557 564 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 227 77 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHORD 240 510 518 534 548 560 MHORD 240 510 510 518 534 548 560																			
CMP90 77 CMP95 76 CPUFR 229 291 CPUFW 281 357 CPUIN 139 171 CPUIN 307 389 CPUIW 307 389 CPUIT 333 423 CPUIT 353 425 CPUIT 36 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC6 51 CYC6 52 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHORD 240 510 518 534 548 560	CMP80																		
CMP90 77 CMP95 76 CPUFR 229 291 CPUFW 281 357 CPUIN 139 171 CPUIN 307 389 CPUIW 307 389 CPUIT 333 423 CPUIT 353 425 CPUIT 36 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC6 51 CYC6 52 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORD 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHORD 240 510 518 534 548 560	CMP85	78																	
CPUFW 281 357 CPUIN 139 171 CPUMR 255 323 CPUMW 307 389 CPUTT 189 227 CPUTT 333 423 CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 HHDRD 240 510 518 534 548 560 HHDRD 292 NEXT 15 29	CMP90	77																	
CPUFW 281 357 CPUIN 139 171 CPUMR 255 323 CPUMW 307 389 CPUOT 189 227 CPUIT 333 423 CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDRD 292 NEXT 15 29		76																	
CPUIN 139 171 CPUMR 255 323 CPUMW 307 389 CPUOT 189 227 CPUTI 333 423 CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDRD 292 NEXT 15 29			291																
CPUMW 307 389 CPUOT 189 227 CPUIT 333 423 CPUIT 334 425 CPUIT 335 425 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDRD 240 510 518 534 548 560 MHDRD 292 NEXT 15 29																			
CPUMW 307 389 CPUOT 189 227 CPUOT 189 227 CPUTI 333 423 CPUTO 361 458 CYC10 47 CYC10 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHORD 215 507 516 531 546 FHOWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560																		_	
CPUOT 189 227 CPUTI 333 423 CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRD 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDRD 292 NEXT 15 29																		•	
CPUTI 333 423 CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHORD 215 507 516 531 546 FHORD 215 507 516 531 546 FHORR 267 FHORR 267 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHORD 240 510 518 534 548 560 MHORD 292 NEXT 15 29																			
CPUTO 361 458 CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDRR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29																			
CYC10 47 CYC1 56 CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29																			
CYC1			458										•						
CYC2 55 CYC3 54 CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHORD 215 507 516 531 546 FHORM 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29																			
CYC3		20																	
CYC4 53 505 529 CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29																			
CYC5 52 512 541 CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDRD 215 507 516 531 546 FHDWR 267 514 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29			505	520															
CYC6 51 CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29		52																	
CYC7 50 CYC8 49 CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29		51	712	741															
CYC8																			
CYC9 48 ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29		49	•																•
ENDCY 63 509 521 533 551 EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29		48																	
EXIT 28 527 538 557 564 FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29		63	509	521	533	551													
FHDRD 215 507 516 531 546 FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 469 483 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29	· EXIT	2.8		538															
FHDWR 267 514 544 FIN 22 97 102 106 117 153 249 279 302 313 335 347 368 379 401 413 434 469 483 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29	FHORD																		
469 483 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29			514	544		-													
469 483 INPUT 23 515 545 MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29	FIN	2.2	97	102	106	117	153	249	279	302	313	335	347	368	379	401	413	434	448
MHDRD 240 510 518 534 548 560 MHDWR 292 NEXT 15 29				483							- • •		- 41	200	517	701	713	734	440
MHDWR 292 NEXT 15 29		23																	
NEXT 15 29			510	518	534	548	560										-		
10601 17 67																			
			29		•														
NOTAB 211 275	NOTAB	211	275																

SYMBOL	NUMBER	REFEI	RENCES	BY CA	RD NO.								
NXT	133	182											
NXTIN	155	208											
NXTO	183	239											
NXTOT	' 213	274					•						
OTPUT	159	511	520	523	524	525	536	540	550	553	554	555	563
RANDM	72	506	513	530	542								
RDWD	147	216											
RECMP	95	161											
SKTAB	181	245											
SLICE	104	145											
START	10	190	212										
TAPIN	319												
TAPOT	347	526	537	556	562								
TMOUT	30	45											
TRMIN	112	16	41										
TRWD	123	196											
WDOT	202	281											
WDOUT	171	255											

82781 01 11-08-79 07.036 CROSS-REFERENCE *** BLOCKS ***

2781	01 11-08	8-79 07.036		CROS	SS-REF	ERENCE	***	FACIL	ITIES	***			•		PAGE	:	18		
	SYMBOL	NUMBER	REFE	RENCES	BY CA	RD NO.										•	•		
	CHANA	. 5	65	73	292	301	358	367											
	CHANB	4	67	71	324	334	390	400											
	CHANC	. 8	424	433	459	468													
	CONTA	3	66	72	293	300	303	312	359	366	369	378							
	CONTB	5	68	70	325	333	336	346	391	399	402	412							
	CPU	1	23	27	62	64	148	151	157	160	176	179	185	189	200	203	205	207	231
			236	240	244	259	266	270	272	297	299	308	311	330	332	342	345	363	365
			374	377	396	398	408	411	429	431	435	439	443	447	464	466	470	474	478
			482																
	MUXCH	6	174	187	192	194	232	242	251	253									
	TAPCN	9	425	432	437	446	460	467	472	481									
	TMCON	7	175	186	191	195	197	211	213	215	233	241	250	254	5 6 0	267	269	273	

82781	01	11-08-79	07.036		CROS	SS-REF	RENCE	***	STOR	GES	* *
	SYMI	BOL	NUMBER	REFE	RENCES	BY CA	RD NO.				
	BUF	FI	3	21	172	173	198	199	491	605	
	BUF	F O	4	229	230	248	257	258	278	492	
	TAS	KS	2	17	18	37	46	490			
	TER	MS '	1	9	47	584			•		

TAPIN

TAPOT

PAGE

SYMBOL	NUMBER	REFE	RENCES	BY CA	RD NO.													
CPUIO	1	305 480	306	310	339	340	344	371	372	376	405	406	410	440	441	445	475	476

21

\$2781 01 11-08-79 07.036 CROSS-REFERENCE *** LOGIC SWITCHES ***

82781 01 11-08-79 07.036 CROSS-REFERENCE *** FUNCTIONS *** SYMBOL NUMBER REFERENCES BY CARD NO. DISTR 6 10 500 POIS 5 8 PRITY . 7 13 502 616 628

PAGE

SYMBOL	NUMBER	REFER	RENCES	BY CAL	RD NO.					
BAUD	13	226	579							
CHANA	16	2 91	357	568						
CHANB	19	323	389	569				_		
CHANC	, 59	423	458	590			•	•		
CPUTM	11	206	264	271	582					
FROT	17	295	295	307	307	361	361	373	373	573
LATRL	23	327	327	338	338	393	393	404	404	570
MROT	24	328	328	341	341	394	394	407	407	571
MUXCH	7	171	227	578						
RAND	5	115	118							
ROTAP	28	428	444	463	479	592				
READF	18	296	309	362	375	574				
READM	25	329	343	395	409	572				
SLICE	6	145	154	159	493					
SYCHN	4	60	495							
SYCPU	3	59	494							
SYSCH	1	26	496							
THINK	2	39	39	581						
TPACC	27	427	442	462	477	591				
TRATE	12	226	252	268	280					
TYPE	10	193	214	580						
WDSIZ	14	226	489							
WDTRN .	9	181	238	583						
WORDI	8	180	204	585						
WORDO	15	237	263	586						

APPENDIX - B

Simulation Run Listings

82/81 01 11-08-79 7.040 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 36

RESET

597

START 5,,,1

***************** TERMINAL STATISTICS * ABSOLUTE CLOCK = 420000 RELATIVE CLOCK = 300000 *********

BLOCK COUNTS

	CUI	RRENT	TOTAL		cu	RRENT	TOTAL		CU	RRENT	TOTAL		cu	RRENT	TOTAL		cu	RRENT	TOTAL
1 4	GENERT	0	164	2#	ENTER	0	164	3#	ASSIGN	0	164	4#	ASSIGN	0	164	5#	ASSIGN	0	164
6#	PRIOR	0	164	7#	QUEUE	0	164	8#	BUFFER	0	164	9#	TRANSF	0	164	10#	GATE	O	497
114	ENTER	0	497	12#	ASSIGN	0	497	13#	DEPART	0	497	14#	LEAVE	0	497	15#	QUEUE	0	4979
16#	SEIZE	0	4979	17#	DEPART	0	4979	18#	ASSIGN	0	4979	19#	ADVANC	0	4979	20#	RELEAS	0	4979
21#	TRANSF	0	4979	22#	TRANSF	0	4482	23#	LEAVE	0	337		ASSIGN	0	337	25#	ADVANC	4	337
26#	QUEUE	0	335	27#	TRANSF	0	335	28#	TEST	0	160	29#	LEAVE	0	160	30#	LEAVE	0	160
31 A	TABULT	0	160	324	TERM	0	160	33#	GENERT	0	312	34#	PREMPT	0	312	35#	ADVANC	1	312
36#	RETURN	0	311	37#	SEIZE	0	311	38#	SEIZE	0	311	39#	SEIZE	0	311	40#	SEIZE	0	311
41#	ADVANC	0	311	42#	RELEAS	0	311	43#	RELEAS	· o	311	44#	RELEAS	0	311	45#	RELEAS	0	311
.46#	TERM	0	311	52#	ASSIGN	0	66	53#	ASSIGN	0	124	54#	ASSIGN	0	124	55#	ASSIGN	0	124
56#	ASSIGN	0	124	57#	ASSIGN	0	124	58#	ASSIGN	0	124	59#	ASSIGN	0	124	60#	ASSIGN	0	124
61#	ASSIGN	0	124	62#	TRANSF	0	124	63#	ASSIGN	0	609	64#	LOOP	0	609	65#	ASSIGN	0	112
66 t	ASSIGN	0	112	67#	TRANSF	0	112	68#	ASSIGN	0	497	69#	ASSIGN	0	497	70#	ASSIGN	0	497
71 A	TRANSF	0	497	72#	ASSIGN	0	124	73#	ASSIGN	0	124	74#	ASSIGN	0	124	75#	TRANSF	0	124
90#	ASSIGN	0	398		ASSIGN	0	. 398	92#	ASSIGN	0	645	93#	ASSIGN	0	1016	94#	ASSIGN	0	1409
954	TEST	0	1409	96#	BUFFER	0	1409	97#	GUELE	C	1409	98#	SEIZE	0	1409	99#	DEPART	G	1409
100#	ADVANC	0	1409	101#	RELEAS	0	1409	102#	ASSIGN	0	1409	103#	TRANSF	0	1409	112#	BUFFER	0	499
1134	TEST	14	499	114#	GATE	0	497	115#	ENTER	0	497	116#	SEIZE	0	497	117#	SEIZE	0	497
1184	PREMPT	0	497		DEPART	0	497		ADVANC	0	497	121#	RETURN	0	497		ASSIGN	0	497
1234	ADVANC	0	4967	124#	LOOP	0	4967	125#	QUEUE	0	497	126#	MARK	0	497		PREMPT	0	497
128#	RELEAS	0	497		RELEAS	0	497		ADVANC	0	497	_	RETURN	0	497		TRANSF	С	497
	RELEAS	0	4470	_	RELEAS	0	4470		ADVANC	15	4470	-	SEIZE	0	4470	_	SEIZE	0	4470
	TRANSF	0	4470		BUFFER	0	659		TEST	0	659		QUEUE	0	659	162#		0	659
	ENTER	0	659		SEIZE	0	659		SEIZE	0	659		SEIZE	0	659		DEPART	0	659
	ADVANC	0	659	-	RELEAS	0	659		ASSIGN	0	659		ADVANC	0	3295	172#		0	3295
	PREMPT	0	659		RELEAS	0	659		RELEAS	0	659		ADVANC	0	659		RETURN	0	659
	ŢEST	0	659		TABULT	0	497		ASSIGN	0	497		LEAVE	0	659		TRANSF	0	659
	RELEAS	0	2636		RELEAS	0	2636		ACVANC	Ç	2636		SEIZE	0	2636		SEIZE	C	2636
	TRANSF	0	2636		QUEUE	0	609		BUFFER	C	609		TEST	0	609		SEIZE	0	609
	SEIZE	0	609		DEPART	0	609		ADVANC	0	609		ADVANC	0	609		PREMPT	0	609
	ADVANC	0	609		RETURN	0	609		RELEAS	0	609		RELEAS	0	609		TRANSF	0	609
	QUEUE	0	451		BUFFER	0	451	_	TEST	0	451		SEIZE	0	451		SEIZE	0	451
	DEPART	0	451		ADVANC	0	451		ADVANC	0	451		ADVANC	0	451		PREMPT	0	451
	ADVANC	0	451		RETURN	0	451		RELEAS	C	451		RELEAS	0	451		TRANSF	0	451
	QUEUE	0	337		BUFFER	0	337		TEST	Ü	337		SEIZE	0	337	_	SEIZE	C	337
	DEPART	0	337		ADVANC	0	337	_	ADVANC	0	337		PREMPT	0	337		ADVANC	0	337
	RETURN	0	337	_	RELEAS	0	337		RELEAS	0	337		TRANSF	0	337		QUEUE	Ü	160
	BUFFER	0	160		TEST	0	160		SEIZE	0	160		SEIZE	0	160		DEPART	0	160
	ADVANC	0	160		ADVANC	0	160		PREMPT	0	160		ADVANC	0	160		RETURN	0	160
358/	RELEAS	0	160	559#	RELEAS	0	160	360#	TRANSF	0	160	5/5#	GENERT	0	5	376#	IEHM	0	5

***** FACILITIES ****

GENERAL PURPOSE SIMULATOR SYSTEM

UTILIZATION - -- - AVERAGE

	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	10569	6.57	0.2315	0.2315	0.	Α	100.00	0	15
CHANA	1257	32.50	0.1362	0.1362	0.	Α	100.00	0	0
CONTA	1257	32.50	0.1362	0.1362	0.	A	100.00	0	0
CHANB	762	76.68	0.1948	0.1948	0.	Α	100.00	0	0
CONTB	762	76.68	0.1948	0.1948	0.	Α	100.00	0	0
MUXCH	8262	5.75	0.1584	0.1584	0.	A	100.00	0	0
TMCON	8262	5.75	0.1584	0.1584	0.	A	100.00	0	0
CHANC	160	25.27	0.0135	0.0135	0.	Α	100.00	0	0
TAPCN	160	25.27	0.0135	0.0135	0.	A	100.00	0	0

STORAGES

- - AVERAGE UTILIZATION - -

•		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	33.29	193	51752.36	0.333	0.333	0.	Α	100.00	33	44
TASKS	5	0.63	497	377.90	C.125	0.125	0.	. А	·100.00	O	3
BUFFI	15	15.00	512	8789.06	1.000	1.000	0.	Α	100.00	15	15
BUFFO	5	0.19	659	88.36	0.039	0.039	0.	. А	100.00	0	3

QUEUES

	MUMIXAM	AVERAGE	TOTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS .	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	27	14.72	511	0	0.	8640.49	8640.49	0	14
COREQ	1	0.01	497	. 0	0.	3.75	3.75	0	0
CPU	3	0.01	6388	6032	94.43	0.53	9.49	0	0
OTPUT	1	0.00	659	528	80.12	1.39	6.97	0	C
FHDRD	2	0.01	609	526	86.37	3.27	23.99	O	C
MHDRD	2	0.01	451	385	85.37	7.37	50.38	' 0	C
FHDWR	1	0.00	337	307	91.10	2.42	27.13	0	0
TAPOT	1	0.	160	160	100.00	0.	0.	0	0

TABLES

REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	1	60 5	0801.637	55562.698	8	128262.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0.	0	0.	0.	100.00	0.	-0.914
	5000	0	0.	0.	100.00	0.098	-0.824
	10000	0	0.	0.	100.00	0.197	-0.734
	15000	5	3.13	3.13	96.88	0.295	-0.644
	20000	80	50.00	53.13	46.88	0.394	-0.554
	25000	50	12.50	65.63	34.38	0.492	-0.464
	30000	1	0.62	66.25	33.75	0.591	-0.374
	35000	. 1	0.62	66.87	33.13	0.689	-0.284
	40000	6	3.75	70.62	29.38		-0.194
	45000	2	1.25	71.88	28.13		-0.104
	50000	2	1.25	73.12	26.88		-0.014
	55000	0	0.	73.12	26.88		0.076
	60000	1	0.62	73.75	26.25	1.181	0.166
	65000	0	0.	73.75	26.25		0.256
	70000	Ō	0.	73.75	26.25		0.346
	75000	3	1.87	75.62	24.38		0.436
	80000	2	1.25	76.87	23.13	1.575	0.526
	85000	3	1.87	78.75	21.25	1.673	0.615
	20000	Ō	0.	78.75	21.25	1.772	0.705
	95000	1	0.62	79.37	20.63	1.870	0.795
	100000	1	0.62	80.00	20.00	1.968	0.885
	105000	i	0.62	86.62	19.38		0.975
	110000	ż	1.25	81.87	18.13		1.065
	115000	1	0.62	82.50	17.50		
	120000	4	2.50	85.00	15.00		1.155
	ERFLOW	24	15.00	100.00	0.	2.362	1,245
AVER	AGE VALUE	OF OVERFLOW	1 = 165727.54	1 MAXIMUM VALU	E OF OVERFL	OW = 225857	
REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	•
RESPN	4	97	296.638	121.260		147429.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-2.446
	500	462	92.96	92.96	7.04	1.686	1.677
	1000	35	7.04	100.00	0.	3.371	5.800

82781 01 11-08-79 7.048 V-2 G P S S / 6 O O O GENERAL PURPOSE SIMULATOR SYSTEM PAGE

RESET 599 600

TERMINAL STATISTICS * ABSOLUTE CLOCK = 720000 300000 RELATIVE CLOCK =

PAGE

47

BLOCK COUNTS

	Cυ	RRENT	TOTAL		cu	IRRENT	TOTAL		cu	RRENT	TOTAL		cu	RRENT	TOTAL		CUF	RENT	TOTAL
1#	GENERT	0	199	2#	ENTER	0	199	3#	ASSIGN	0	199	4#	ASSIGN	0	199	5# A	SSIGN	0	199
6#	PRIOR	0	199	7#	QUEUE	0	199	8#	BUFFER	0	199	9#	TRANSF	0	199	10# G	ATE	0	498
11#	ENTER	0	498	12#	ASSIGN	0	478	13#	DEPART	C	498	14#	LEAVE	0	498	15# Q	UEUE	0	5100
16#	SEIZE	0	5100	17#	DEPART	0	5100	18#	ASSIGN	0	5100	19#	ADVANC	0	5100	20# R	RELEAS	0	5100
21#	TRANSF	0	5100	22#	TRANSF	0	4602	23#	LEAVE	С	330	24#	ASSIGN	0	330	25# A	DVANC	3	330
26#	QUEUE	0	331	27#	TRANSF	0	331	28#	TEST	С	167	29#	LEAVE	0	167	30# L	.EAVE	0	167
31#	TABULT	0	167	32#	TERM	0	167	33#	GENERT	0	292	34#	PREMPT	0	292	35# A	DVANC	0	292
36#	RETURN	0	293	37#	SEIZE	0	293	38#	SEIZE	0	293	39#	SEIZE	0 ·	293	40# S	EIZE	0	293
41#	ADVANC	1	293	42#	RELEAS	0	292	43#	RELEAS	0	292	44#	RELEAS	0	292	45# R	RELEAS	0	292
46#	TERM	0	292	524	ASSIGN	0	67	53#	ASSIGN	0	137	54#	ASSIGN	0	137	55# A	SSIGN	0	137
56#	ASSIGN	0	137	57#	ASSIGN	0	137	58#	ASSIGN	0	137	59#	ASSIGN	0	137		SSIGN	Ö	137
61#	ASSIGN	0	137	62#	TRANSF	0	137	63#	ASSIGN	C	654	64#	LOOP	0	654	65# A	SSIGN	0	123
66#	ASSIGN	0	123	674	TRANSF	0	123	68#	ASSIGN	C	531	69#	ASSIGN	0	531	70# A	ASSIGN`	0	531
71#	TRANSF	0	531	72#	ASSIGN	0	137	73#	ASSIGN	0	137	74#	ASSIGN	0	137		RANSF	0	137
90#	ASSIGN	0	363	91#	ASSIGN	0	363	92#	ASSIGN	0	561	93#	ASSIGN	0	1019	94# A	SSIGN	0	1408
95#	TEST	0	1408	96#	BUFFER	0	1408	97#	QUEUE	0	1408	98#	SEIZE	0	1408	99# D	EPART	0	1408
100#	ADVANC	0	1408	101#	RELEAS	0	1408	102#	ASSIGN	0	1408	103#	TRANSF	0	1408	112# B	BUFFER	0	530
113#	TEST	46	530	114#	GATE	0	498	115#	ENTER	0	498	116#	SEIZE	0	498	117# S	SEIZE	0	498
118#	PREMPT	0	498	119#	DEPART	0	498	120#	ADVANC	0	498	121#	RETURN	U	498	122# A	SSIGN	0	498
123#	ADVANC	0	4966	124#	LOOP	0	4966	125#	QUEUE	0	498	126#	MARK	0	498	127# P	PREMPT	0	498
128#	RELEAS	0	498	129#	RELEAS	0	498	130#	ADVANC	0	498	131#	RETURN	0	498	132# T	RANSF	0	498
133#	RELEAS	0	4468	134#	RELEAS	0	4468	135#	ADVANC	15	4468	136#	SEIZE	0	4468	137# S	SEIZE	0	4468
138#	TRANSF	0	4468	159#	BUFFER	0	656	160#	TEST	0	656	161#	QUEUE	0	656	162# 6	SATE	0	656
163#	ENTER	0	656	164#	SEIZE	0	656	165#	SEIZE	0	656	166#	SEIZE	0	656	167# 0	DEPART	٥	656
168#	ADVANC	0	656	. 169#	RELEAS	0	656	17C#	ASSIGN	С	656	171#	ACVANC	0	3280	172# L	OCF	0	3280
173#	PREMPT	0	656	174#	RELEAS	0	656	175#	RELEAS	0	656	176#	ADVANC	0	656	177# R	RETURN	Ο,	656
178#	TEST	0	656	179#	TABULT	0	497	180#	ASSIGN	0	497	181#	LEAVE	0	656	182# T	TRANSF	0	656
183#	RELEAS	0	2624	184#	RELEAS	0	2624	185#	ADVANC	0	2624		SEIZE	0	2624	187# S	SEIZE	0	2824
188#	TRANSF	0	2624	215#	QUEUE	0	655	216#	BUFFER	0	655	217#	TEST	1	655	218# 9		0	654
219#	SEIZE	0	654	550#	DEPART	0	654	221#	ADVANC	0	654	222#	ADVANC	0	654	223# F	PREMPT	0	654
224#	ADVANC	0	654	225#	RETURN	0	654	226#	RELEAS	0	654		RELEAS	0	654	228# 1	TRANSF	0	654
_	QUEUE	0	459	241#	BUFFER	0	459		TEST	C	459		SEIZE	0	459	244# 9	_	0	459
245#	DEPART	0	459	246#	ADVANC	0	459	247#	ADVANC	0	459		ADVANC	0	459	249# F		0	459
	ADVANC	0	459		RETURN	0	459		RELEAS	0	459		RELEAS	0	459	254# 1		0	459
	GUEUE	0	330		BUFFER	0	330		TEST	0	330		SEIZE	0	330	271# 9		0	330
	DEPART	0	330		ADVANC	0	330	_	ADVANC	0	330		PREMPT	0	330	276# #		0	330
	RETURN	0	330		RELEAS	0	330		RELEAS	0	330		TRANSF	0	330	347# (Č	167
	BUFFER	0	167		TEST	0	167		SEIZE	0	167		SEIZE	0	167	352# [0	167
	ADVANC	0	167		ADVANC	0	167		PREMPT	0	167		ADVANC	0	167	357# 6		0	167
358#	RELEAS	0	167	359#	RELEAS	0	167	360#	TRANSF	0	167	375#	GENERT	0	5	376# 1	TERM	0	5

48

***** FACILITIES *****

	•		AVE	RAGE UT	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT .	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	ŞEIZING	PREEMPTING
CPU	10719	6.39	0.2283	0.2283	0.	Α	100.00	C	0
CHANA	1277	31.77	0.1352	0.1352	0.	A	100.00	21	0
CONTA	1277	31.77	0.1352	0.1352	0.	Α	100.00	21	0
CHANB	752	78.07	0.1957	0.1957	0.	Α	100.00	21	0
CONTB	752	78.07	0.1957	0.1957	0.	Α	100.00	21	0
MUXCH	8246	5.73	0.1575	0.1575	0.	Α	100.00	0	0
TMCON	8246	5.73	0.1575	0.1575	0.	Α	100.00	0	0
CHANC	167	24.51	0.0136	0.0136	0.	A	100.00	0	0
TAPCN	167	24.51	0.0136	0.0136	0.	Α	100.00	0	0

STORAGES

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	45.65	232	59035.94	0.457	0.457	0.	A	100.00	65	68
TASKS	5	0.62	498	376.48	0.125	0.125	0.	A	100.00	1	. 3
BUFFI	15	15.00	513	8771.93	1.000	1.000	0.	A	100.00	15	15
BUFFO	5	0.19	656	88.43	0.039	0.039	0.	A	100.00	0	2

QUEUES

	MUMIXAM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	51	27.23	544	0	0.	15014.69	15014.69	0	46
COREQ	1	0.01	498	0	С.	3.64	3.64	0	0
CPU.	3	0.01	6508	6180	94.96	0.47	9.27	0	0
OTPUT	2	0.00	656	505	76.98	1.71	7.41	0	0
FHORD	2	0.01	655	574	87.63	3.96	32.06	0	1
MHDRD	1	0.00	459	420 .	91.50	3.14	37.00	0	0
FHDWR	1	0.00	330	298	90.30	2.69	27.78	0	0
TAPOT	1	0.00	167	166	99.40	0.11	19.00	0	C

REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	16	7 6	1003.407	63084.666	10	187569.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.967
	5000	0	0.	C •	100.00		-0.888
	10000	0	0.	C.	100.00		-0.808
	15000	0	0.	0.	100.00	0.246	-0.729
	20000	41	24.55	24.55	75.45	0.328	-0.650
	25000	32	19.16	43.71	56.29	0.410	-0.571
	30000	17	10.18	53.89	46.11	0.492	-0.491
	35000	15	8.98	62.87	37.13	0.574	-0.412
	40000	9	5.39	68.26	31.74	0.656	-0.333
	45000	3	1.80	7C.06	29.94	0.738	-0.254
	50000	1	0.60	70.66	29.34		-0.174
	55000	0	0.	70.66	29.34	0.902	-0.095
	60000	0	0.	70.66	29.34	0.984	-0.016
	65000	. 3	1.80	72.46	27.54	1.066	0.063
	70000	ņ	0.	72.46	27.54	1.147	0.143
	75000	0	0.	72.46	27.54		0.222
	80000	0	0.	72.46	27.54	1.311	0.301
	85000	1	0.60	73.05	26.95	1.393	0.380
	90000	2	1.20	74.25	25.75	1.475	0.460
	95000	1	0.60	74.85	25.15	1.557	0.539
	100000	2	1.20	76.05	23.95	1.639	0.618
	105000	2	1.20	77.25	22.75	1.721	0.697
	110000	4	2.40	79.64	20.36	1.803	0.777
	115000	1	0.60	80.24	19.76	1.885	0.856
	120000	S	1.20	81.44	18.56	1.967	0.935
o v	ERFLOW	31	18.56	100.00	0.		
AVER	AGE VALUE	OF OVERFLOW	= 179866.90	2 MAXIMUM VALU	E OF OVERFL	OW = 242186	
REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	49	7	297.376	119.107		147796.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0	100.00	0.	-2.497
	50Ŏ	458	92.15	92.15	7.85	1.681	1.701
	1000	39	7.85	100.00	0.	3.363	5.899
		. .	, , , ,	.00.00		7.00	3.077
THE	REMAINING	FREQUENCIE	S ARE ALL ZER	0			

82781 01 11-08-79 7.059 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 61

RESET 601 START 5,,,1 602

62

PAGE

TERMINAL STATISTICS * ABSOLUTE CLOCK = 1020000 RELATIVE CLOCK = 300000

	Ci	JRRENT	TOTAL		CU	RRENT	TOTAL		cu	RRENT	TOTAL		CU	RRENT	TOTAL		CURRENT	TOTAL
1#	GENERT	0	191	2#	ENTER	0	191	3#	ASSIGN	0	191	4#	ASSIGN	0	191	5# ASSIG	N O	191
6#	PRIOR	0	191	7#	QUEUE	0	191	8#	BUFFER	0	191	9#	TRANSF	0	191	10# GATE	0	496
11#	ENTER	0	496	12#	ASSIGN	0	496	13#	DEPART	0	496	14#	LEAVE	0	496	15# QUEUE	0	4848
16#	SEIZE	0	4848	17#	DEPART	0	4848	18#	ASSIGN	0	4848	19#	ADVANC	0	4848	20# RELEA	s o	4848
21#	TRANSF	0	4848	22#	TRANSF	0	4352	23#	LEAVE	0	324	244	ASSIGN	0	324	25# ADVAN	C 5	324
26#	QUEUE	0	322	27#	TRANSF	0	322	28#	TEST	0	173	29#	LEAVE	0	173	30# LEAVE	0	173
31#	TABULT	0	173	32#	TERM	0	173	33#	GENERT	0	298	34#	PREMPT	0	298	35# ADVAN	СС	298
36#	RETURN	0	298	37#	SEIZE	0	298	38#	SEIZE	0	298	39#	SEIZE	0	298	40# SEIZE	0	298
41#	ADVANC	0	298	42#	RELEAS	0	299	434	RELEAS	0	299	44#	RELEAS	0	299	45# RELEA	s o	299
46#	TERM	0	299	52#	ASSIGN	0	64	53#	ASSIGN	0	123	54#	ASSIGN	0	123	55# ASSIG	N D	123
56#	ASSIGN	0	123	57#	ASSIGN	0	123	58#	ASSIGN	0	123	59#	ASSIGN	0	123	60# ASSIG	N 0	123
61#	ASSIGN	0	123	62#	TRANSF	0	123	63#	ASSIGN	0	572	64#	LOOP	0	572	65# ASSIG	N 0	116
66#	ASSIGN	0	116	67#	TRANSF	0	116	68#	ASSIGN	0	456	694	ASSIGN	0	456	70# ASSIG	N O	456
71#	TRANSF	0	456	7 2#	ASSIGN	0	123	73#	ASSIGN	С	123	74#	ASSIGN	0	123	75# TRANS	F C	123
90#	ASSIGN	0	367	91#	ASSIGN	0	. 367	92#	ASSIGN	0	572	93#	ASSIGN	0	950	94# ASSIG	N C	1344
95#	TEST	0	1344	96#	BUFFER	0	1344	97#	QUEUE	0	1344	98#	SEIZE	0	1344	99# DEPAR	T O	1344
100#	ADVANC	0	1344	101#	RELEAS	0	1344	102#	ASSIGN	0	1344	103#	TRANSF	0	1344	112# BUFFE	R O	513
113#	TEST	63	513	114#	GATE	0	496	115#	ENTER	0	496	116#	SEIZE	0	496	117# SEIZE	0	496
118#	PREMPT	0	496	119#	DEPART	Ω	496	120#	ADVANC	0	496	121#	RETURN	0	496	122# ASSIG	N O	496
123#	ADVANC	0	4965	124#	LOOP	0	4965	125#	QLELE	C	496	126#	MARK	0	496	127# PREMP	T C	496
128#	RELEAS	0	496	129#	RELEAS	0	496	13C#	ADVANC	С	496	131#	RETURN	Q	496	132# TRANS	F O	496
133#	RELEAS	0	4469	134#	RELEAS	Ω	4469	135#	ADVANC	15	4469	136#	SEIZE	0	4469	137# SEIZE	0	4469
138#	TRANSF	0	4469	159#	BUFFER	0	668	160#	TEST	0	668	161#	QUEUE	0	668	162# GATE	0	668
163#	ENTER	0	668	164#	SEIZE	0	668	165#	SEIZE	0	668		SEIZE	0	668	167# DEPAR	T O	668
168#	ADVANC	0	668	169#	RELEAS	0	668	170#	ASSIGN	0	668	171#	ADVANC	0	3340	172# LOOP	0	3340
173#	PREMPT	0	668	174#	RELEAS	0	668	175#	RELEAS	0	8 3 6	176#	ADVANC	0	668	177# RETUR		668
178#	TEST	0	668	179#	TABULT	n	497	18C#	ASSIGN	C	497	181#	LEAVE	0	668	182# TRANS	F C	668
183#	RELEAS	0	2672	184#	RELEAS	0	2672	185#	ADVANC	0	2672	186#	SEIZE	0	2672	187# SEIZE	-	2672
	TRANSF	0	2672		QUEUE	0	571		BUFFER	0	571		TEST	Q	571	218# SEIZE		572
	SEIZE	0	572		DEPART	0	572		ADVANC	0	572		ADVANC	۵	572	223# PREMP		572
	ADVANC	0	572		RETURN	0	572		RELEÁS	0	572		RELEAS	0	572	228# TRANS		572
	QUEUE	0	453		BUFFER	0	453		TEST	0	453		SEIZE	Ω	453	244# SEIZE		453
	DEPART	0	453		ADVANC	0	453		ACVANC	0	453		ADVANC	0	453	249# PREME		453
	ADVANC	0	453		RETURN	0	453		RELEAS	О	453		RELEAS	Ò	453	254# TRANS		453
	QUEUE	0	324		BUFFER	0	324		TEST	0	324		SEIZE	0	324	271# SEIZE		324
	DEPART	Ω	324		ADVANC	0	324		ADVANC	0	324		PREMPT	0	324	276# ADVAN		324
	RETURN		324		RELEAS	0	324		RELEAS	ū	324		TRANSF	0	324	347# QUEUE	-	173
-	BUFFER		173		TEST	0	173		SEIZE	0	173		SEIZE	0	173	352# DEPAR		173
	ADVANC		173		ADVANC	0	173		PREMPT	Q	173		ADVANC	0	173	357# RETUR	N C	173
358#	RELEAS	0	173	359#	RELEAS	0	173	360#	TRANSF	Q	173	375#	GENERT	۵	5	376# TERM	0	5

	•		AVE	RAGE UT	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	10340	6.47	0.2229	0.2229	0.	Α	100.00	0	0
CHANA	1195	32.44	0.1292	0.1292	0.	Α	100.00	0	0
CONTA	1195	32.44	0.1292	0.1292	0.	A	100.00	0	0
CHANB	752	79.29	0.1987	0.1987	0.	Α	100.00	0	0
CONTB	752	79.29	0.1987	0.1987	0.	Α	100.00	0	0
MUXCH	8305	5.74	0.1589	0.1589	0.	A	100.00	0	0
TMCON	8305	5.74	0.1589	0.1589	0.	Α	100.00	0	. 0
CHANC	173	25.03	0.0144	0.0144	0.	A	100.00	0	0
TAPCN	173	25.03	0.0144	0.0144	0.	A	100.00	C	0

************** STORAGES ********

- - AVERAGE UTILIZATION - -

	•	AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIKAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	75.64	256	88644.86	C.756	0.756	. 0 .	A	100.00	83	87
TASKS	5	0.62	497	375.77	0.125	0.125	0.	Α	100.00	0	3
BUFFI	15	15.00	511	8806.26	1.000	1.000	0.	A	100.00	15	15
BUFFO	5	0.20	668	89.17	0.040	0.040	0.	Α	100.00	0	2

	MAXIMUM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	70	57.15	559	0	0.	30671.84	30671.84	0	63
COREQ	1	0.01	496	0	0.	3.14	3.14	0	0
CPU	2	0.01	6192	5818	93.96	0.55	9.13	0	0
OTPUT	1	0.00	668	492	73.65	2.03	7.69	0	0
FHDRD	. 2	0.01	572	499	87.24	3.61	28.32	0	0
. MHDRD	1	0.01	453	405	89.40	4.04	38.17	0	0
FHDWR	• 1	0.00	324	283	87.35	2.76	21.83	0	0
TAPOT	1	0 •	173	173	100.00	0.	0.	0	0

TABLES *****

TTIME 173 105693.155 106624.928 18284916.000	
UPPER OBSERVED PER CENT CUMULATIVE CUMULATIVE MULTIPLE DEVIA	TION
LIMIT FREQUENCY OF TOTAL PERCENTAGE REMAINDER OF MEAN FROM	
0 0 0 0 0 100.00 0	991
5000 0 0. C. 100.00 0.047 -0	944
10000 0 0. 0. 100.00 0.095 -0	897
15000 0 0. 0. 100.00 0.142 -0	851
	804
25000 0 0. 0. 100.00 0.237 -0	757
30000 0 0. 0. 100.00 0.284 -0	710
35000 . 0 0. 100.00 0.331 -0	663
40000 26 15.03 15.03 84.97 0.378 -0	616
45000 49 28.32 43.35 56.65 C.426 -0	569
	.522
	475
	429
	382
	335
	288
	241
85000 2 1.16 68.79 31.21 0.804 -0	194
	147
	100
	053
	.007
	040
	087
120000 0 0. 71.68 28.32 1.135 0	134
OVERFLOW 49 28.32 100.00 0.	
AVERAGE VALUE OF OVERFLOW = 255709.061 MAXIMUM VALUE OF OVERFLOW = 429107	
REFERENCE ENTRIES MEAN ARGUMENT STANDARD DEVIATION SUM OF ARGUMENTS	•
RESPN 497 293.125 109.836 145683.000	
UPPER OBSERVED PER CENT CUMULATIVE CUMULATIVE MULTIPLE DEVIA	TON
LIMIT FREQUENCY OF TOTAL PERCENTAGE REMAINDER OF MEAN FROM	
THE	669
500	883
4000	436
THE REMAINING FREQUENCIES ARE ALL ZERO	

82781 01 11-08-79 7.075 PAGE 78 603 604

RESET START 5,,,1

79

* TERMINAL STATISTICS * ABSOLUTE CLOCK = 1320000 RELATIVE CLOCK = 300000 **

	CL	JRRENT	TOTAL		CL	JRRENT	TOTAL		c	URRENT	TOTAL		С	URRENT	TOTAL		CL	IRRENT	TOTAL
1#	GENERT	0	146	2#	ENTER	0	146	3#	ASSIGN	0	146	4#	ASSIGN	0	146	5#	ASSIGN	C	146
6#	PRIOR	0	146	7#	QUEUE	0	146	8#	BUFFER	. 0	146	9#	TRANSF	Ö	146	10#	GATE	0	497
11#	ENTER	0	497	12#	ASSIGN	0	497	13#	DEPART	. 0	497	14#	LEAVE	Ō	497	15#	QUEUE	0	5222
16#	SEIZE	0	5222	17#	DEPART	0	5222	18#	ASSIGN	0	5222	19#	ADVANC	0	5222	20#	RELEAS	0	5222
21#	TRANSF	0	5222	22#	TRANSF	0	4725	23#	LEAVE	0	366	24#	ASSIGN	0	366	25#	ADVANC	3	366
26#	QUEUE	0	368	27#	TRANSF	0	368	28#	TEST	C	131	29#	LEAVE	0	131	30#	LEAVE	C	131
31#	TABULT	0	131	32#	TERM	0	131	33#	GENERT	0	309	34#	PREMPT	0	309	35#	ADVANC	0	309
36#	RETURN	0	309	37#	SEIZE	0	309	38#	SEIZE	0	309	39#	SEIZE	0	309	40#	SEIZE	0	309
41#	ADVANC	0	309	42#	RELEAS	0	309	43#	RELEAS	0	309	44#	RELEAS	0	309	45#	RELEAS	0	309
46#	TERM	0	309	52#	ASSIGN	0	75	53#	ASSIGN	0	148	54#	ASSIGN	0	148	55#	ASSIGN	0	148
56#	ASSIGN	0	148	57#	ASSIGN	0	148	58#	ASSIGN	0	148	59#	ASSIGN	0	148	60#	ASSIGN	0	148
61#	ASSIGN	0	148	62#	TRANSF	0	148	63#	ASSIGN	0	702	64#	LOOP	0	702	65#	ASSIGN	0	122
66#	ASSIGN	0	122	67#	TRANSF	0	122	68#	ASSIGN	C	580	69#	ASSIGN	0	580	70#	ASSIGN	C	580
71#	TRANSF	0	580	72#	ASSIGN	0	148	73#	ASSIGN	0 1	148	74#	ASSIGN	0	. 148	75#	TRANSF	0	148
90#	ASSIGN	0	333	91#	ASSIGN	0	333	92#	ASSIGN	0	541	93#	ASSIGN	0	1041	94#	ASSIGN	0	1426
95#	TEST	0	1426	96#	BUFFER	0	1426	97#	QUEUE	0	1426	98#	SEIZE	0	1426	99#	DEPART	0	1426
100#	ADVANC	0	1426	101#	RELEAS	0	1426	102#	ASSIGN	0	1426	103#	TRANSF	0	1426	112#	BUFFER	0	514
113#	TEST	80	514	114#	GATE	0	497	115#	ENTER	0	497	116#	SEIZE	0	497	117#	SEIZE	С	497
118#	PREMPT	0	497	119#	DEPART	0	497		ACVANO	. 0	497		RETURN	0	497		ASSIGN	0	497
	ADVANC	0	4968		LOOP	0	4968		QUEUE	0	497		MARK	0	497		PREMPT	0	497
128#	RELEAS	0	497	129#	RELEAS	0	497		ADVANO		497		RETURN	0	497		TRANSF	0	497
	RELEAS	0	4471		RELEAS	0	4471		ADVANO	15	4471		SEIZE	0	4471		SEIZE	0	4471
	TRANSF	0	4471		BUFFER	0	644		TEST	0	644		QUEUE	0	644		GATE	0	644
163#	ENTER	0	644		SEIZE	0	644		SEIZE	0	644		SEIZE	0	644		DEPART	0	644
	ADVANC	0	644	-	RELEAS	0	644		ASSIGN	-	644		ACVANO	_	3550		FOCE	. 0	3220
	PREMPT	0	644		RELEAS	0	644		RELEAS		644		ADVANC		. 644		RETURN	0	644
178#		n	644		TABULT	0	497	-	ASSIGN	-	497		LEAVE	0	644		TRANSF	0	. 644
	RELEAS	0	2576		RELEAS	0	2576		ADVANO		2576		SEIZE	0	2576		SEIZE	0	2576
	TRANSF	0	2576		ONENE	0	702		BUFFER		702		TEST	0	702		SEIZE	0	702
	SEIZE	0	702		DEPART	0	. 702		ADVANO		702		ADVANC		702		PREMPT	0	702
	ADVANC	0	70.2		RETURN	0	702		RELEAS	_	702		RELEAS	_	702		TRANSF	0	702
	QUEUE	0	458	_	BUFFER	0	458		TEST	0	458		SEIZE	0	458	-	SEIZE	0	458
	DEPART	0	458		ADVANC	0	458		ADV AN	-	458		ADVANC	_	458		PREMPT	0	458
	ADVANC	0	458		RETURN	ō	458		RELEAS		458	-	RELEAS	-	458	_	TRANSF	0	458
	QUEUE	0	366		BUFFER	0	366		TEST	0	366		SEIZE	. 0	366	-	SEIZE	0	366
	DEPART	0	366		ADVANC	0	366		ADVANO		366		PREMPT		366		ADVANC	0	366
	RETURN	0	366	278#		0	366		RELEAS		366		TRANS	_	366	-	QUEUE	C	131
	BUFFER	0	131	_	TEST	0	131		SEIZE	. 0	131		SEIZE	. 0	131		DEPART	0	131
	ADVANC	0	131		ADVANC	0	131	-	PREMPI		131		ADVANO		131		RETURN	0	131
558#	RELEAS	0	131	559#	RELEAS	0	131	360#	TRANSI	. 0	131	5/5#	GENERT	. 0	5	5/6#	TERM	0	5

***** FACILITIES *****

- - AVERAGE UTILIZATION - -

	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	10896	6.39	0.2322	0.2322	0.	A	100.00	0	0
CHANA	1377	32.21	0.1479	0.1479	0.	Α	100.00	0	0
CONTA	1377	32.21	0.1479	0.1479	0.	Α	100.00	0	0
CHANB	767	77.54	0.1983	0.1983	0.	А	100.00	0	0
CONTB	767	77.54	0.1983	0.1983	0.	Α	100.00	0	0
MUXCH	8188	5.73	0.1565	0.1565	0.	Α	100.00	0	0
TMCON	8188	5.73	0.1565	0.1565	0.	Α	100.00	0	0
CHANC	131	26.15	0.0114	0.0114	0.	Α	100.00	O	0
TAPCN	131	26.15	0.0114	0.0114	0.	Α	100.00	0	0

***** STORAGES

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL-	UNAVAIL.	CURRENT	PERCENT	CURRENT	MAXIMUM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	96.51	229	126435.49	0.965	0.965	0.	A	100.00	98	100
TASKS	5	0.63	497	381.57	0.126	0.126	0.	A	100.00	0	3
BUFFI	15	15.00	512	8789.06	1.000	1.000	0.	A	100.00	15	15
BUFFO	5	0.19	644	88.24	C.038	0.038	0.	A	100.00	0	2

***** QUEUES ******

	MAXIMUM	AVERAGE	TOTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	85	77.84	577	0	0.	40470.44	40470.44	0	8 C
COREG	1	0.01	497	. 0	С.	3.11	3.11	0	0
CPU	2	0.01	6648	6298	94.74	0.48	9.17	0	0
OTPUT	1	0.00	644	512	79.50	1.21	5.92	0	0
FHDRD	2	0.01	702	6 2.2	88.60	3.33	29.19	0	0
MHDRD	2	0.01	⁻ 458	4 C 9	89.30	5.00	46.69	0	0
FHDWR	2	0.00	366	322	87.98	3.16	26.27	0	0
TAPOT	1	0.00	131	130	99.24	0.08	10.00	0	0

REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	1	31 16	0113.098	158786.967	209	974816.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-1.008
	5000	Ŏ	0.	Č.	100.00	0.031	-0.977
	10000	Ō	0.	0.	100.00	0.062	-0.945
	15000	Ō	0.	0.	100.00	0.094	-0.914
	20000	ő	0.	0.	100.00	0.125	-0.882
	25000	Ō	0.	0.	100.00	0.156	-0.851
	30000	ō	Ö.	0.	100.00	0.187	-0.819
	35000	ő	0.	0.	100.00	0.219	-0.788
	40000	Ö	ő.	0.	100.00	0.250	-0.756
	45000	. 10	7.63	7.63	92.37	0.281	-0.725
	50000	15	11.45	19.08	80.92		-0.693
	55000	17	12.98	32.06	67.94	0.344	-0.662
	60000	38	29.01	61.07	38.93		-0.630
	65000	2	1.53	62.60	37.40		-0.599
	70000	0	0.	62.60	37.40		-0.568
	75000	0	0.	62.60	37.40		-0.536
	80000	ő	0.	62.60	37.40		-0.505
		0	0.	62.60	37.40		-0.473
	85000	0	0.	62.60	37.40		-0.442
	90000	0	0.	62.60	37.40		-0.410
	95000	0		62.60	37.40		-0.379
	100000	1	0.	63.36	36.64		-0.347
	105000	0	0.76	63.36	36.64		-0.316
	110000	1	0. 0.76	64.12	35.88		-0.284
	115000	•	-		35.88		-0.253
	120000	0	0.	. 64.12		0.749	-0.573
0 V	ERFLOW	47	35.88	100.00	0.		
· AVER	AGE VALUE	OF OVERFLO	d = 348941.27	73 MAXIMUM VALUE	OF OVERFL	ow = 536956	
REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	4	97	301.614	. 127.789		149902.000	
•	UPPER	OBSERVED	PER CENT	CUMULATIVE .	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-2.360
	500	457	91.95	91.95	8.05		1.552
	1000	40	8.05	100.00	0.	3.315	5.465
	1000	40	3.03	, 20103	- •		
THE	REMAININ	IG FREQUENCI	ES ARE ALL ZE	RO			

82781 01 11-08-79 7.095 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 97

STORAGE \$3,25
CLEAR
START 2,NP

82781 01 11-08-79 7.099 V-2 G P S S / 6 O O O GENERAL PURPOSE SIMULATOR SYSTEM

PAGE

98

608 609

RESET START 5,,,1

TERMINAL STATISTICS * ABSOLUTE CLOCK = 420000 RELATIVE CLOCK = 300000

> BLOCK COUNTS ******

	cu	RRENT	TOTAL		cυ	RRENT	TOTAL		C	URRENT	TOTAL		CL	RRENT	TOTAL		cu	RRENT	TOTAL
1 #	GENERT	0	195	2#	ENTER	0	195	3#	ASSIGN	0	195	4#	ASSIGN	0	195	5#	ASSIGN	0	195
6#	PRIOR	0	195	74	QUEUE	0	195	8#	BUFFER	0	195	9#	TRANSF	0	195	10#	GATE	0	588
11#	ENTER	0	588	12#	ASSIGN	0	588	13#	DEPART	0	588	14#	LEAVE	0	588	15#	QUEUE	C	5824
16#	SEIZE	0	5824	17#	DEPART	0	5824	18#	ASSIGN	0	5824	19#	ADVANC	1	5824	20#	RELEAS	0	5823
21#	TRANSF	0	5823	22#	TRANSF	0	5236	23#	LEAVE	0	382	24#	ASSIGN	0	382	25#	ADVANC	1	382
26#	QUEUE	0	384	27#	TRANSF	0	384	28#	TEST	0	206	29#	LEAVE	0	206	30#	LEAVE	0	206
31#	TABULT	0	506	32#	TERM	0	206	33#	GENERT	0	305	34#	PREMPT	0	305	35#	ADVANC	0	305
36#	RETURN	0	305	3,7#	SEIZE	0	305	38#	SEIZE	0	305	39#	SEIZE	0	305	40#	SEIZE	0	305
41#	ADVANC	0	305	42#	RELEAS	0	305	43#	RELEAS	0	305	44#	RELEAS	0	305	45#	RELEAS	0	305
46#	TERM	0	305	52#	ASSIGN	0	76	53#	ASSIGN	0	158	54#	ASSIGN	0	158	55#	ASSIGN	0	158
56#	ASSIGN	0	158	57 <i>#</i>	ASSIGN	0	158	58#	ASSIGN	C	158	59#	ASSIGN	0	158	60#	ASSIGN	C	158
61#	ASSIGN	0	158	62#	TRANSF	0	158	63#	ASSIGN	0	696	64#	LOOP	0	696	65#	ASSIGN.	0	160
66#	ASSIGN	0	160	67#	TRANSF	0	160	68#	ASSIGN	0	536	69#	ASSIGN	0	536	70#	ASSIGN	0	536
71#	TRANSF	0	536	72#	ASSIGN	0	. 158	73#	ASSIGN	0	158	74#	ASSIGN	0	158		TRANSF	0	158
90#	ASSIGN	0	416	91#	ASSIGN	0	416	92#	ASSIGN	0	621		ASSIGN	0	1108		ASSIGN	0	1571
95#	TEST	0	1571	96#	BUFFER	0	1571	97#	QUEUE	0	1571		SEIZE	0	1571		DEPART	0	1571
	ADVANC	0	1571	101#	RELEAS	0	1571	102#	ASSIGN	C	1571		TRANSF	0	1571		BUFFER	0	579
113#	TEST	0	579	114#	GATE	0	579		ENTER	0	579		SEIZE	0	579		SEIZE	0	579
118#	PREMPT	0	579		DEPART	0	579		ADVANC	0	579		RETURN	0	579		ASSIGN	0	579
123#	ADVANC	0	5823	124#	LOOP	0	5824	125#	QUEUE	0	588	126#	MARK	0	588		PREMPT	0	588
128#	RELEAS	0	588		RELEAS	0	588	13C#	ADVANC	0	588		RETURN	0	588		TRANSF	0	588
133#	RELEAS	0	5236	134#	RELEAS	0	5 236		ADVANC	15	5236		SEIZE	0	5244	_	SEIZE	0	5244
138#	TRANSF	0	5244		BUFFER	0	823		TEST	0	823		QUEUE	0	823		GATE	0	823
163#	ENTER	0	823	164#	SEIZE	0	823		SEIZE	0	823		SEIZE	0	823		DEPART	О	823
168#	ADVANC	0	823	169#	RELEAS	0	823		ASSIGN	_	823		ADVANC	0	4115		LOOP	O	4115
173#	PREMPT	0	823	174#	RELEAS	0	823		RELEAS		823		ADVANC	0	823		RETURN	0	823
178#	TEST	0	823		TABULT	0	589		ASSIGN	0	589		LEAVE	0	823		TRANSF	0	823
	RELEAS	0	3292		RELEAS	0	3292		ADVANC	0	3292		SEIZE	0	3292		SEIZE	0	3292
	TRANSF	0	3292		QUEUE	0	695		BUFFER		695		TEST	0	695		SEIZE	C	695
	SEIZE	0	695		DEPART	0	695		A C V A N·C		695		ADVANC	0	696		PREMPT	0	696
	ADVANC	0	696		RETURN	0	696		RELEAS		696		RELEAS	0	696		TRANSF	0	696
	QUEUE	0	545		BUFFER	0	545		TEST	0	5 4 5		SEIZE	0	545		SEIZE	Ü	545
245#	DEPART	0	545		ADVANC	0	545	_	ADVANC		545		ADVANC	0	545	_	PREMPT	0	545
	ADVANC	0	545		RETURN	0	545		RELEAS	0	5 4 5		RELEAS	0	545		TRANSF	0	545
	QUEUE	0	382		BUFFER	0	382		TEST	0	382		SEIZE	0	382		SEIZE	Ü	382
	DEPART	0	382		ADVANC	0	382		ACVANC		382		PREMPT	0	382		ADVANC	0	382
	RETURN	0	382		RELEAS	0	382		RELEAS	C	382		TRANSF	0	382		QUEUE	Ü	207
	BUFFER	0	207		TEST	0	207		SEIZE	0	207		SEIZE	0	207		DEPART	0	207
	ADVANC	0	207		ADVANC	0	207		PREMPT		207		ADVANC	0	207		RETURN	0	207
358#	RELEAS	0	207	359#	RELEAS	0	207	360#	TRANSF	0	207	5/5#	GENERT	0	5	3/6#	TERM	0	5

***** FACILITIES *****

	•
 AVERAGE	UTILIZATION

	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	12343	6.24	0.2568	0.2568	0.	Α	100.00	97	0
CHANA	1383	31.89	0.1470	0.1470	0.	A	100.00	0	0
CONTA	1383	31.89	0.1470	0.1470	0.	Α	100.00	0	0
CHANB	1850	79.35	0.2248	0.2248	0.	A	100.00	0	0
CONTB	850	79.35	0.2248	0.2248	0.	Α	100.00	0	0
MUXCH	9939	5.85	0.1938	C.1938	C .	A	100.00	O	0
TMCON	9939	5.85	0.1938	0.1938	0.	A	100.00	0	0
CHANC	207	24.73	0.0171	0.0171	0.	Α	100.00	0	0
TAPCN	207	24.73	0.0171	0.0171	0.	Α	100.00	0	0

STCRAGES

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	· CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	21.65	223	29132.26	0.217	0.217	0.	A	100.00	17	31
TASKS	5	0.79	589	400.50	0.157	0.157	0.	Α	100.00	1	5
BUFFI	25	17.59	603	8749.23	0.703	0.703	0.	A	100.00	15	25
BUFFO	5	0.25	823	91.85	C.050	0.050	0.	· A	100.00	0	4

QUEUES *******

	MAXIMUM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS -	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	2	0.01	579	448	77.37	5.88	25.97	0	O
COREQ	1	0.01	588	. 0	0.	3.58	3.58	0	0
CPU	4	0.03	7395	6551	88.59	1.22	10.72	0	0
OTPUT	2	0.01	823	5 2 1	63.30	3.15	8.59	0	0
FHDRD	2	0.01	695	582	83.74	5.05	31.04	0	0
MHDRD	2	0.02	545	434	79.63	13.52	66.37	0	0
FHDWR	1	0.00	382	324	84.82	3.80	25.02	0	0
TAPOT	1	0.00	207	204	98.55	0.23	15.67	0	0

101

************* TABLES *******

REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF AF	RGUMENTS	
TTIME	2	06 3	32043.602	37189.901	6600	982.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINCER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.862
	5000	0	0.	0.	100.00	0.156	-0.727
	10000	128	62.14	62.14	37.86	0.312	-0.593
	15000	0	0.	62.14	37.86	0.468	-0.458
	20000	1	0.49	62.62	37.38	0.624	-0.324
	25000	11	5.34	67.96	32.04	0.780	-0.189
	30000	0	0.	67.96	32.04	0.936	-0.055
	35000	11	5.34	73.30	26.70	1.092	0.079
	40000	3	1.46	74.76	25.24	1.248	0.214
	45000	2	0.97	75.73	24.27	1.404	0.348
	50000	`8	3.88	79.61	20.39	1.560	0.483
	55000	1	0.49	80.10	19.90	1.716	0.617
	60000	3	1.46	81.55	18.45	1.872	0.752
	65000	1	0.49	82.04	17.96	2.028	0.886
	70000	n	0.	82.04	17.96	2.185	1.021
	75000	2	0.97	83.01	16.99	2.341	1.155
	80000	1	0.49		16.50	2.497	1.290
	85000	4	1.94	85.44	14.56	2.653	1.424
	90000	0	0.	85.44	14.56	2.809	1.558
	95000	1	0.49	85.92	14.08	2.965	1.693
	100000	5	2.43	88.35	11.65	3.121	1.827
	105000	6	2.91	91.26	8.74	3.277	1.962
	110000	4	1.94	93.20	6.80	3.433	2.096
	115000	3	1.46	94.66	5.34	3.589	2.231
	120000	4	1.94	96.60	3.40	3.745	2.365
0 V	ERFLOW	7	3.40	100.00	0.		
AVER	AGE VALUE	OF OVERFLOR	w = 131064.0	00 MAXIMUM VALU	E OF OVERFLOW	= 138697	
REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF A	RGUMENTS	
RESPN	5	89	308.560	. 113.428	18	1742.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY			REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-2.720
	500	551	93.55		6.45	1.620	1.688
	1000	38	6.45		0.	3.241	6.096
=			rc 40c 4/4 3c				

THE REMAINING FREQUENCIES ARE ALL ZERO

82781 01 11-08-79 7.112 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 105

RESET
START 5,,,1

PAGE 106

	CUI	RRENT	TOTAL		CU	RRENT	TCTAL		cu	IRRENT	TOTAL		cu	RRENT	TOTAL	CI	JRRENT	TCTAL
1#	GENERT	0	225	2#	ENTER	0	225	3#	ASSIGN	0	2 2 5	4#	ASSIGN	0	225	5# ASSIGN	0	225
	PRIOR	Ŏ	225	-	QUEUE	Ō	225		BUFFER	Ö	225	9#	TRANSF	0	225	10# GATE	O	671
11#	ENTER	0	671	12#	ASSIGN	0	671	13#	DEPART	0	671	14# (LEAVE	0	671	15# QUEUE	0	7039
16#	SEIZE	0	7039	17#	DEPART	0	7039	18#	ASSIGN	0	7039	19# /	ADVANC	0	7039	20# RELEAS	0	7040
	TRANSF	0	7040	22#	TRANSF	0	6368	23#	LEAVE	0	451	24# /	ASSIGN	0	451	25# ADVANC	3	451
26#	QUEUE	0.	449	27#	TRANSF	0	449	28#	TEST	0	220	29# 1	LEAVE	0	220	30# LEAVE	0	220
31#	TABULT	0	220	32#	TERM	0	220	33#	GENERT	C	306	34# 1	PREMPT	0	306	35# ADVANC	0	306
36#	RETURN	0	306	37#	SEIZE	0	306	38#	SEIZE	0	306	39#	SEIZE	0	306	40# SEIZE	0	306
41#	ADVANC	0	306	42#	RELEAS	0	306	43#	RELEAS	0	306	44# (RELEAS	0	306	45# RELEAS	0	306
46#	TERM	0	306	52#	ASSIGN	0	82	53#	ASSIGN	0	192	54#	ASSIGN	0	192	55# ASSIGN	0	192
56#	ASSIGN	0	192	57#	ASSIGN	0	192	58#	ASSIGN	0	192	59# .	ASSIGN	0	192	60# ASSIGN	0	192
61#	ASSIGN	0	192	62#	TRANSF	0	192	63#	ASSIGN	0	935	64# 1	LOOP	0	935	65# ASSIGN	0	189
66#	ASSIGN	0	189	67#	TRANSF	0	189	68#	ASSIGN	0	746		ASSIGN	0	746	70# ASSIGN	C	746
71#	TRANSF	0	746	72#	ASSIGN	0	192	73#	ASSIGN	С	192	74#	ASSIGN	0	192	75# TRANSF	0	192
90#	ASSIGN	0	457	91#	ASSIGN	0	457	92#	ASSIGN	0	696		ASSIGN	0	1393	94# ASSIGN	O	1910
95#	TEST	0	1910	96#	BUFFER	0	1910	97#	QUEUE	0	1910	98#	SEIZE	0	1910	99# DEPART	0	1910
100#	ADVANC	0	1910	101#	RELEAS	0	1910		ASSIGN	0	1910	_	TRANSF	0	1910	112# BUFFER	0	674
113#	TEST	0	674	114#	GATE	0	674		ENTER	0	674	116#		0	674	117# SEIZE	0	674
118#	PREMPT	0	674	119#	DEPART	0	674	-	ADVANC	0	674		RETURN	0	674	122# ASSIGN	0	674
123#	ADVANC	0	6637		LOOP	0	6687	125#	QLELE	C	671	126#		0	671	127# PREMPT	0	671
128#	RELEAS	0	671		RELEAS	0	671		ADVANC	C	671		RETURN	0	671	132# TRANSF	0	671
	RELEAS	0	6016		RELEAS	0	6016		ADVANC	18	6016	136#		0	6013	137# SEIZE	0	6013
-	TRANSF	0	6013		BUFFER	0	907		TEST	0	907	161#		0	907	162# GATE	0	907
	ENTER	0	907		SEIZE	0	907		SEIZE	0	907	166#		0	907	1674 DEPART	0	907
	ADVANC	0	907	_	RELEAS	0	907		ASSIGN	0	907		ADVANC	0	4535	172# LOOP	. 0	4535
	PREMPT	0	907		RELEAS	0	907		RELEAS	0	907		ADVANC	0	907	177# RETURN	, 0	907
	TEST	0	907		TABULT	0	670		ASSIGN	C	670	181#		0	907	182# TRANSF	C	907
	RELEAS	0	3628		RELEAS	0	3628		ADVANC	0	3628	186#		0	3628	187# SEIZE	0	3628
	TRANSF	0	3628		QUEUE	0	936		BUFFER	0	936	217#		0	936	218# SEIZE	0	936
	SEIZE	0	936		DEPART	0	936		ADVANC	0	936		ADVANC	0	936	223# PREMPT	0	936
	ADVANC	0	936		RETURN	0	936		RELEAS	0	936		RELEAS	0	936	228# TRANSF	0	936
	QUEUE	0	627		BUFFER	0	627		TEST	0	627	243#		0	627	244# SEIZE	C	627
	DEPART	0	627		ADVANC	1	627	_	ACVANC	0	626		ADVANC	0	626	249# PREMPT	0	626
	ADVANC	0	626		RETURN	0	626		RELEAS	0	626		RELEAS	0	626	254# TRANSF	0	626
	QUEUE	0	451		BUFFER	0	451		TEST	0	451	270#		0	451	271# SEIZE	0	451
	DEPART	0	451		ADVANC	0	451		ADVANC	0	451		PREMPT	0	451	276# ADVANC	0	451
_	RETURN	0	451		RELEAS	0	451		RELEAS	0	451		TRANSF	0	451	347# QUEUE	0	219
	BUFFER	0	219		TEST	0	. 219		SEIZE	0	219	= :	SEIZE	0	219	352# DEPART		219
	ADVANC	0	219		ADVANC	0	219		PREMPT	0	219		ADVANC	0	219	357# RETURN		219
358#	RELEAS	0	219	359#	RELEAS	0	219	36C#	TRANSF	0	219	5/5#	GENERT	0	5	376# TERM	0	5

AVERAGE UTILIZATION		- AVERAG	E UTIL	TZATION	
---------------------	--	----------	--------	---------	--

	# OF	AVERAGE	IOIAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSACT	LION NAMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	14647	6.07	0.2964	0.2964	0.	A	100.00	0	0
CHANA	1693	30.70	0.1733	0.1733	0.	A	100.00	0	0
CONTA	1693	30.70	0.1733	0.1733	0.	Α	100.00	0	0
CHANB	933	82.89	0.2578	0.2578	0.	Α	100.00	72	0
CONTB	933	82.89	0.2578	0.2578	0.	Α	100.00	72	0
MUXCH	11222	5.79	0.2166	0.2166	0.	Α	100.00	0	0
TMCON	11222	5.79	0.2166	0.2166	0.	Α	100.00	0	0
CHANC	219	25.59	0.0187	0.0187	0.	Α	100.00	0	0
TAPCN	219	25.59	0.0187	0.0187	0.	A	100.00	0	0

STORAGES

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CCNTENTS
TERMS	100	25.10	242	31114.21	0.251	0.251	. 0.	A	100.00	5.5	33
TASKS	5	0.95	672	423.70	0.190	0.190	0.	Α	100.00	1	5
BUFFI	25	20.19	689	8792.40	0.808	0.808	0.	Α	100.00	18	25
BUFF0	5	0.28	907	92.71	0.056	0.056	0.	Α	100.00	O	4

	MAXIMUM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	5	0.19	674	449	66.62	84.96	254.49	0	0
COREQ	1	0.01	671	0	0.	3.99	3.99	0	C
CPU	5	0.05	8949	7628	85.24	1.69	11.47	0	0
OTPUT	3	0.01	907	517	57.00	4.31.	10.01	0	0
FHDRD	2	0.02	936	753	80.45	5.03	25.73	0	0
MHDRD	. 2	0.03	627	496	79.11	16.04	76.76	0	0
FHDWR	2	0.01	451	370	82.04	4.56	25.37	0	0
TAPOT	1	0.00	219	218	99.54	0.07	16.00	0	0

108

********** TABLES

REFERENCE	ENTRIES	MEAN	ARGUMENT	STANDARD DEVIATION	SUM_OF	ARGUMENTS	
TTIME	220	3	34271.541	39416.311	7 9	539739.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT F	REQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.869
	5000	0	0.	С.	100.00	0.146	-0.743
	10000	125	56.82	56.82	43.18	0.292	-0.616
	15000	16	7.27	64.09	35.91	0.438	-0.489
	20000	3	1.36	65.45	34.55	0.584	-0.362
	25000	6	2.73	68.18	31.82	0.729	-0.235
	30000	0	0.	68.18	31.82	0.875	-0.108
	35000	5	2.27	70.45	29.55	1.021	0.018
	40000	3	1.36	71.82	28.18	1.167	0.145
	45000	0	0.	71.82	28.18	1.313	0.272
	50000	. 2	0.91	72.73	27.27	1.459	0.399
	55000	4	1.82	74.55	25.45	1.605	0.526
	60000	7	3.18	77.73	22.27	1.751	0.653
	65000	2	0.91	78.64	21.36	1.897	0.780
	70000	2	0.91	79.55	20.45	2.043	0.906
	75000	ž	0.91	80.45	19.55	2.188	1.033
	80000	1	0.45	80.91	19.09	2.334	1.160
	85000	7	3.18	84.09	15.91	2.480	1.287
	90000	4	1.82	85.91	14.09	2.626	1.414
	95000	Ò	0.	85.91	14.09	2.772	1.541
	100000	ž	0.91	86.82	13.18	2.918	1.668
	105000	7	3.18	90.00	10.00	3.064	1.794
	110000	3	1.36	91.36	8.64	3.210	1.921
	115000	3	1.36	92.73	7.27	3.356	2.048
	120000	2	0.91	93.64	6.36	3.501	
	ERFLOW	14	6.36	100.00	.0.	3.701	2.175
AVER	AGE VALUE OF	OVERFLO	N = 127639.21	4 MAXINUM VALUE	OF OVERFLO	ow = 139697	
REFERENCE	ENTRIES	MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	670		333.001	146.268	i	223111.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CHMIII ATTUE	MILL TIDL C	DENTATION
		REQUENCY	OF TOTAL	PERCENTAGE	CUMULATIVE	MULTIPLE	DEVIATION
					REMAINDER	OFMEAN	FROM MEAN
	0 500	0 598	0.	0.	100.00	0.	-2.277
			89.25	89.25	10.75	1.501	1.142
	1000	71 1	10.60	99.85	0.15	3.003	4.560
	1500	1	0.15	100.00	0.	4.504	7.978
THE	REMAINING F	REQUENCI	ES ARE ALL ZER	10			

82781 01 11-08-79 7.126 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 113

RESET 57771 613

PAGE 114

BLOCK COUNTS

	cui	RRENT	TOTAL		C	URRENT	TOTAL		cu	RRENT	TOTAL		cυ	RRENT	TOTAL	C	URRENT	TOTAL
1#	GENERT	0	221	2#	ENTER	0	221	3#	ASSIGN	0	221	4#	ASSIGN	0	221	5# ASSIGN	0	221
6#	PRIOR	0	221	7#	QUEUE	0	221	8#	BUFFER	0	221	9#	TRANSF	0	221	10# GATE	0	722
11#	ENTER	0	722	12#	ASSIGN	0	722	13#	DEPART	0	722	14#	LEAVE	0	722	15# QUEUE	0	7124
16#	SEIZE	0	7124	17#	DEPART	0	7124	18#	ASSIGN	0	7124	19#	ADVANC	0	7124	20# RELEAS	0	7124
21#	TRANSF	0	7124	22#	TRANSF	0	6402	23#	LEAVE	0	503	24#	ASSIGN	0	503	25# ADVANC	4	503
26#	QUEUE	0	502	27#	TRANSF	0	502	28#	TEST	0	5 5 0	29#	LEAVE	0	220	30# LEAVE	0	220
31#	TABULT	0	220	32#	TERM	0	550	33#	GENERT	0	306	34#	PREMPT	0	306	35# ADVANC	0	306
36#	RETURN	0	306	37#	SEIZE	0	306	38#	SEIZE	0	306	39#	SEIZE	0	306	40# SEIZE	0	306
41#	ADVANC	0	306	` 42#	RELEAS	0	306	43#	RELEAS	0	306	44#	RELEAS	0	306	45# RELEAS	0	306
46#	TERM	0	306	52#	ASSIGN	0	88	53#	ASSIGN	C	176	54#	ASSIGN	0	176	55# ASSIGN	0	176
56#	ASSIGN	0	176	57#	ASSIGN	0	176	58#	ASSIGN	0	176	59#	ASSIGN	0	176	60# ASSIGN	0	176
61#	ASSIGN	0	176	62#	TRANSF	0	176	63#	ASSIGN	0	851	64#	LOOP	0	851	65# ASSIGN	0	177
66#	ASSIGN	0	177	67#	TRANSF	0	177	68#	ASSIGN	0	674	69#	ASSIGN	0	674	70# ASSIGN	0	674
71#	TRANSF	0	674	72#	ASSIGN	0	176	73#	ASSIGN	C	176	74#	ASSIGN	0	176	75# TRANSF	0	176
90#	ASSIGN	0	546	91#	ASSIGN	0	546	92#	ASSIGN	C	874	93#	ASSIGN	0	1399	94# ASSIGN	C	1973
95#	TEST	0	1973	96#	BUFFER	0	1973	97#	QUEUE	0	1973	98#	SEIZE	0	1973	99# DEPART	0	1973
100#	ADVANC	0	1973	101#	RELEAS	0	1973	102#	AȘSIGN	0	1973	103#	TRANSF	0	1973	112# BUFFER	0	723
113#	TEST	0	723	114#	GATE	0	723	115#	ENTER	0	723	116#	SEIZE	0	723	117# SEIZE	0	723
118#	PREMPT	0	723	119#	DEPART	0	723	120#	ADVANC	0	723	121#	RETURN	0	723	122# ASSIGN	0	723
123#	ADVANC	0	7262	124#	LOOP	0	7262	125#	QUEUE	0	722	126#	MARK	0	722	127# PREMP1	0	722
128#	RELEAS	0	722	129#	RELEAS	0	722	130#	ADVANC	0	722		RETURN	0	722	132# TRANSF	0	722
133#	RELEAS	0	6540	134#	RELEAS	0	6540	135#	ACVANC	19	6540	136#	SEIZE	0	6539	137# SEIZE	C	6539
138#	TRANSF	0	6539	159#	BUFFER	0	990	160#	TEST	G	990	161#	QUEUE	0	990	162# GATE	0	990
163#	ENTER	0	990	164#	SEIZE	0	990	165#	SEIZE	0	990	166#	SEIZE	0	990	167# DEPART	0	990
168#	ADVANC	0	990	169#	RELEAS	0	990	170#	ASSIGN	0	990		ADVANC	. 0	4950	172# LOOP	0	4950
173#	PREMPT	0	990	174#	RELEAS	0	990	175#	RELEAS	0	990		ADVANC	0	990	177# RETURN	-	990
178#	TEST	0	990	179#	TABULT	0	723	180#	ASSIGN	0	723	181#	LEAVE	0	990	182# TRANSF	0	990
183#	RELEAS	0	3960		RELEAS	0	3960	185#	ADVANC	C	396C		SEIZE	0	3960	187# SEIZE	0	3960
	TRANSF	0	3960		QUEUE	0	850		BUFFER	C	850		TEST	0	850	218# SEIZE	0	850
_	SEIZE	0	850		DEPART	-	_ 850		ADVANC	0	850		ADVANC	0	850	223# PREMP1	_	850
	ADVANC	0	850		RETURN	-	850		RELEAS	0	850		RELEAS	0	850	228# TRANSF	0	850
	QUEUE	0	662		BUFFER		- 662		TEST	0	662		SEIZE	0	662	244# SEIZE	0	662
	DEPART	0	665		ADVANC	_	662		ADVANC	0	663		ADVANC	0	663	249# PREMP1		663
	ADVANC	0	663	-	RETURN	_	663		RELEAS	0	663		RELEAS	0	663	254# TRANSI	0	663
	QUEUE	0	503		BUFFER		503		TEST	0	503		SEIZE	0	503	271# SEIZE	0	503
	DEPART	0	503		ADVANC		503		ADVANC	0	503		PREMPT	0	503	276# ADVANO		503
	RETURN	0	503		RELEAS	0	503		RELEAS	0	503	-	TRANSF	0	503	347# QUEUE	0	220
	BUFFER	0	550	-	TEST	0	550		SEIZE.	0	550		SEIZE	0	550	352# DEPART		220
	ADVANC	0	550		ADVANC	_	550		PREMPT	0	5 5 0		ADVANC	0	550	357# RETURI		550
358#	RELEAS	0	220	359#	RELEAS	0	550	360#	TRANSF	0	220	375#	GENERT	Q	5	376# TERM	0	5

82781 01 11-08-79

********** FACILITIES

	AVERAGE	UTILIZATION	
--	---------	-------------	--

	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	15064	6.13	0.3077	0.3077	0.	A	100.00	0	0
CHANA	1659	31.03	0.1716	0.1716	0.	Α	100.00	0	0
CONTA	1659	31.03	0.1716	0.1716	0.	A	100.00	0	0
CHANB	969	82.20	0.2655	0.2655	0.	A	100.00	C	0
CONTB	969	82.20	0.2655	0.2655	0.	Α	100.00	0	0
MUXCH	12212	5.79	0.2358	0.2358	0.	A	100.00	0	0
TMCON	12212	5.79	0.2358	0.2358	0.	A	100.00	0	0
CHANC	220	24.55	0.0180	0.0180	0.	A	100.00	0	0
TAPCN	220	24.55	0.0180	0.0180	0.	A	100.00	0	0

STCRAGES

- - AVERAGE UTILIZATION - -

					., , , , , ,						
		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MAXIMUM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	28.65	243	35369.81	C.286	0.286	. 0.	A	100.00	23	39
TASKS	5	1.00	723	415.86	C.200	0.200	0.	A	100.00	0	5
BUFFI	25	21.96	741	8888.95	C.878	0.878	0.	Α	100.00	19	25
BUFFO	5	0.31	990	93.23	0.062	0.062	0 🕳	A	100.00	0	4
BUFFI	25 5	21.96	741	8888.95	C.878	0.878	0.	A A	100.00	19 0	

QUEUES

MAXIMUM AVERAGE TOTAL ZERC PERCENT TOTAL AVG. NZERO AVG. QTABLE CURRENT ZEROS TIME/TRAN TIME/TRAN NUMBER CONTENTS REFERENCE CONTENTS CONTENTS ENTRIES ENTRIES

11	1.54	723	283	39.14	638.54	1049.23	0	C
1	. 0.01	722	0	0.	3.18	3.18	0	0
4	0.05	9097	7731	84.98	1.70	11.30	0	G
2	0.01	990	5 8 1	58.69	3.80	9.19	0	0
3	0.01	850	669	78.71	5.22	24.53	0	C
2	0.04	662	484	73.11	19.05	70.85	0	C
2	0.01	503	438	87.08	3.55	27.49	0	0
1	0.00	220	215	97.73	0.30	13.20	0	0
	11 1 4 2 3 2 2 1	1 0.01 4 0.05 2 0.01 3 0.01 2 0.04 2 0.01	1 0.01 722 4 0.05 9097 2 0.01 990 3 0.01 850 2 0.04 662 2 0.01 503	1 0.01 722 0 4 0.05 9097 7731 2 0.01 990 581 3 0.01 850 669 2 0.04 662 484 2 0.01 503 438	1 0.01 722 0 0. 4 0.05 9097 7731 84.98 2 0.01 990 581 58.69 3 0.01 850 669 78.71 2 0.04 662 484 73.11 2 0.01 503 438 87.08	1 0.01 722 0 0. 3.18 4 0.05 9097 7731 84.98 1.70 2 0.01 990 581 58.69 3.80 3 0.01 850 669 78.71 5.22 2 0.04 662 484 73.11 19.05 2 0.01 503 438 87.08 3.55	1 0.01 722 0 0. 3.18 3.18 4 0.05 9097 7731 84.98 1.70 11.30 2 0.01 990 581 58.69 3.80 9.19 3 0.01 850 669 78.71 5.22 24.53 2 0.04 662 484 73.11 19.05 70.85 2 0.01 503 438 87.08 3.55 27.49	1 0.01 722 0 0. 3.18 3.18 0 4 0.05 9097 7731 84.98 1.70 11.30 0 2 0.01 990 581 58.69 3.80 9.19 0 3 0.01 850 669 78.71 5.22 24.53 0 2 0.04 662 484 73.11 19.05 70.85 0 2 0.01 503 438 87.08 3.55 27.49 0

REFERENCE	· ENTRIES	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	550) 3	39414.527	43375.779	8	671196.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.909
	5000	0	0.	0.	100.00	0.127	-0.793
	10000	84	38.18	38.18	61.82	0.254	-0.678
	15000	47	21.36	59.55	40.45		-0.563
	20000	2	0.91	60.45	39.55	0.507	-0.448
	25000	10	4.55	65.00	35.00		-0.332
	30000	0	0.	65.00	35.00	0.761	-0.217
	35000 -	S	0.91	65.91	34.09		-0.102
	40000	4	1.82	67.73	32.27	1.015	0.013
	45000	4	1.82	69.55	30.45		0.129
	5 0 0 0 0	4	1.82	71.36	28.64		0.244
	5 5 0 0 0	3	1.36	72.73	27.27		0.359
	60000	1	0.45	73.18	26.82		0.475
	65000	0	0.	73.18	26.82		0.590
	70000	3	1.36	74.55	25.45		0.705
	75000	4	1.82	76.36	23.64	1.903	0.820
	80000	0	0.	76.36	23.64	2.030	0.936
	85000	5	2.27	78.64	21.36	2.157	1.051
	90000	4	1.82	80.45	19.55	2.283	1.166
	95000	1	0.45	80.91	19.09		1.281
	100000	2	0.91	81.82	18.18		1.397
	105000	8	3.64	85.45	14.55		1.512
	110000	5	2.27	87.73	12.27		1.627
	115000	4	1.82	89.55	10.45	2.918	1.743
	120000	8	3.64	93.18	6.82	3.045	1.858
0 1	VERFLOW	15	6.82	100.00	0.		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
AVE	RAGE VALUE () F OVERFLOW	1 = 133552.66	6 MAXIMUM VALUE	E OF OVERFL	ow = 148390	
REFERENCE	ENTRIES	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	•
RESPN	723	3	319.433	128.100		230950.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00		-2.494
	500	663	91.70	91.70	8.30		1.410
	1000	58	8.02	99.72	0.28		5.313
	1500	ž	0.28	100.00	0.	4.696	9.216
		•	3,20		•	7.070	74610

THE REMAINING FREQUENCIES ARE ALL ZERO .

82781 01 11-08-79 7.140 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 121

RESET 5,,,1 614
615

PAGE 122

	CUI	RRENT	TOTAL		cu	RRENT	TOTAL		C	URRENT	TOTAL		cu	RRENT	TOTAL		Cu	IRRENT	TCTAL
1#	GENERT	0	168	2#	ENTER	0	168	3.8	ASSIGN	С	168	4 H	ASSIGN	0	168	5 #	ASSIGN	0	168
	PRIOR	ŏ	168	-	QUEUE	ŏ	168		BUFFER	Č	168		TRANSF	ŏ	168		GATE	õ	505
	ENTER	Ö	505		ASSIGN	Ŏ	505		DEPART	ō	505		LEAVE	Ö	505		QUEUE	ō	5055
	SEIZE	Ō	5055		DEPART	Õ	5055		ASSIGN	Ō	5055		ADVANC	Ō	5055		RELEAS	Ō	5055
21#	TRANSF	0	5055	22#	TRANSF	0	4550	23#	LEAVE	Ō	329	24#	ASSIGN	Ō	329	25#	ADVANC	Õ	329
26#	QUEUE	0	333	27#	TRANSF	0	333	28#	TEST	0	176	29#	LEAVE	0	176		LEAVE	Ō	176
31#	TABULT	0	176	32#	TERM	0	176	33#	GENERT	0	302	34#	PREMPT	0	302	35#	ADVANC	0	302
36#	RETURN	0	302	37#	SEIZE	0	302	38#	SEIZE	0	3 C 2	39#	SEIZE	0	302	40#	SEIZE	C	302
41#	ADVANC	0	302	42#	RELEAS	0	302	43#	RELEAS	0	302	44#	RELEAS	0	302	45#	RELEAS	0	302
46#	TERM	0	302	52#	ASSIGN	0	61	53#	ASSIGN	0	123	54#	ASSIGN	0	123	55#	ASSIGN	0	123
56#	ASSIGN	0	123	57#	ASSIGN	0	123	58#	ASSIGN	0	123	59#	ASSIGN	0	123	60#	ASSIGN	0	123
61#	ASSIGN	0	123	62#	TRANSF	0	123	63#	ASSIGN	0	610	64#	LOOP	0	610	65#	ASSIGN	0	132
66 #	ASSIGN	0	132	67#	TRANSF	0	132	68#	ASSIGN	0	478	69#	ASSIGN	0	478	70#	ASSIGN	0	478
71#	TRANSF	0	478	72#	ASSIGN	0	123	73#	ASSIGN	С	123	74#	ASSIGN	0	123	75#	TRANSF	0	123
90#	ASSIGN	O	385	91#	ASSIGN	0	385		ASSIGN	0	589	93#	ASSIGN	0	990	94#	ASSIGN	0	1396
	TEST	0	1396		BUFFER	0	1396	97#	QUEUE	0	1396	98#	SEIZE	0	1396	99#	DEPART	0	1396
	ADVANC	0	1396		RELEAS	0	1396		ASSIGN	0	1396		TRANSF	0	1396		BUFFER	0	501
113#		0	501	114#	GATE	0	501	115#	ENTER	0	501	116#	SEIZE	0	501	117#	SEIZE	0	501
-	PREMPT	0	501		DEPART	0	501		ADVANC	0	5 C 1	121#	RETURN	0	501	122#	ASSIGN	0	501
	ADVANC	1	5013		LOOP	0	5012	125#	QUELE	C	5 C 5	126#	MARK	0	505	127#	PREMPT	C	505
128#	RELEAS	0	505	129#	RELEAS	0	505	130#	ADVANC	C	5 C S	131#	RETURN	0	505	132#	TRANSF	C	505
133#	RELEAS	0	4507		RELEAS	0	4507	135#	ADVANC	14	4507	-	SEIZE	0	4512	137#	SEIZE	0	4512
	TRANSF	0	4512		BUFFER	0	715		TEST	0	715		QUEUE	0	715	162#		0	715
163#	ENTER	0	715		SEIZE	0	715		SEIZE	C	715	166#	SEIZE	0	715		DEPART	C	715
	ADVANC	0	715		RELEAS	0	715		ASSIGN	0	715		ADVANC	0	3575	172#		0	3575
	PREMPT	0	715		RELEAS	0	715		RELEAS	0	715		ADVANC	0	715		RETURN	. 0	715
178#		0	715		TABULT	0	505		ASSIGN	С	5 C 5		LEAVE	0	• 715		TRANSF	C	715
	RELEAS	0	2860		RELEAS	0	2860		ADVANC	0	2860		SEIZE	0	2860	_	SEIZE	0	2860
	TRANSF	0	2860		QUEUE	0	610		BUFFER	0	610		TEST	0	610		SEIZE	0	610
-	SEIZE	0	610		DEPART	0	610		ADVANC	0	610		ADVANC	0	610		PREMPT	0	610
	ADVANC	0	610		RETURN	0	610		RELEAS	0	610		RELEAS	0	610		TRANSF	0	610
	QUEUE	0	468		BUFFER	0	468		TEST	0	468		SEIZE	0	468		SEIZE	0	468
	DEPART	0	468		ADVANC	0	468		ADVANC	Ç	468		ADVANC	0	468		PREMPT	0	468
	ADVANC	0	468		RETURN	0	468		RELEAS	0	468		RELEAS	0	468		TRANSF	0	468
	QUEUE	0	329		BUFFER	0	329		TEST	0	329		SEIZE	0	329		SEIZE	0	329
	DEPART	0	329		ADVANC	0	329	_	ADVANC	0	329		PREMPT	0	329		ADVANC	0	329
	RETURN	0	329		RELEAS	0	329		RELEAS	0	329		TRANSF	0	329		QUEUE	0	176
	BUFFER	0	176		TEST	0	176		SEIZE	0	176		SEIZE	0	176		DEPART	0	176
	ADVANC	0	176		ADVANC	0	176		PREMPT	_	176		ADVANC	0	176		RETURN	0	176
558#	RELEAS	0	176	559#	RELEAS	0	176	56U#	TRANSF	C	176	5/5#	GENERT	0	5	5/6#	TERM	O	5

	AVERAGE	UTILIZATION -	-
--	---------	---------------	---

	# O F	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	10772	6.44	0.2314	0.2314	0.	Α	100.00	0	0
CHANA	1241	32.96	0.1364	0.1364	0.	Α	100.00	0	0
CONTA	1241	32.96	0.1364	0.1364	0.	A	100.00	0	0
CHANB	. 770	79.48	0.2040	0.2040	0.	Α	100.00	0	0
CONTB	770	79.48	0.2040	0.2040	0.	Α	100.00	0	0
MUXCH	8588	5.76	0.1650	0.1650	0.	Α	100.00	63	0
TMCON	8588	5.76	0.1650	0.1650	0.	Α	100.00	63	0
CHANC	176	24.64	0.0145	0.0145	0.	A	100.00	0	0
TAPCN	176	24.64	0.0145	0.0145	0.	A	100.00	0	0

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL.	ONAVAIL.	CURRENI	PERCENT	. CURRENT	MAXIMUM
REFERENCE	CAPACITY	CCNTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	18.69	191	29359.92	C.187	0.187	0.	A	100.00	15	30
TASKS	5	0.69	505	408.35	0.137	0.137	0.	Α	100.00	0	5
BUFFI	25	15.13	520	8730.88	0.605	0.605	0.	A	100.00	15	25
BUFFO	5	0.22	715	90.95	0.043	0.043	0.	Α.	100.00	0	3

************** QLEUES *******

	MAXIMUM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	3 .	0.02	501	388	77.45	13.63	60.44	0	, 0
COREQ	1	0.00	505	. 0	0.	2.85	2.85	0	0
CPU	4	0.03	6451	5698	88.33	1.34	11.45	0	0
OTPUT	2	0.01	715	433	60.56	3.35	8.48	0	0
FHDRD	2	0.01	610	517	84.75	3.98	26.12	0	0
MHDRD	2	0.02	- 468	372	79.49	13.39	65.28	0	0
FHDWR	2	0.00	329	286	86.93	3.37	25.77	0	0
TAPOT	1	0.00	176	170	96.59	0.41	12.17	0	0

82781 01 11-08-79

TABLES

REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	17	6 3	3896.432	37545.978	5.9	965772.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.903
	5000	0	0.	С.	100.00	0.148	-0.770
	10000	106	60.23	60.23	39.77	0.295	-0.636
	15000	0	0.	60.23	39.77	0.443	-0.503
	20000	0	0.	60.23	39.77	0.590	-0.370
	25000	7	3.98	64.20	35.80	0.738	-0.237
	30000	1	0.57	64.77	35.23	0.885	-0.104
	35000	3	1.70	66.48	33.52	1.033	0.029
	40000	7	3.98	70.45	29.55	1.180	0.163
	45000	3	1.70	72.16	27.84	1.328	0.296
	50000	1 1	6.25	78.41	21.59	1.475	0.429
	55000	2	1.14	79.55	20.45	1.623	0.562
	60000 .	1	0.57	80.11	19.89	1.770	0.695
	65000	0	0.	8C.11	19.89		0.828
	70000	4	2.27	82.39	17.61	2.065	0.962
	75000	1	0.57	82.95	17.05		1.095
	80000	0	0.	82.95	17.05	2.360	1.228
	85000	2	1.14	84.09	15.91	2.508	1.361
	90000	1	0.57	84.66	15.34	2.655	1.494
	95000	4	2.27	86.93	13.07	2.803	1.627
	100000	3	1.70	88.64	11.36		1.761
	105000	2	1.14	89.77	10.23		1.894
	110000	2	1.14	90.91	9.09	3.245	2.027
	115000	6	3.41	94.32	5.68		2.160
	120000	2	1.14	95.45	4.55	3.540	2.293
0 V	ERFLOW	8	4.55	100.00	0.		
AVER	AGE VALUE	OF OVERFLO	v = 125824.1	25 MAXIMUM VALU	E OF OVERFL	ow = 131806	
REFERENCE	ENTRIE	S FEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	50	5	311.436	118.556	,	157275.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL		REMAINDER		FROM MEAN
	0	0	0.	0.	100.00	0.	-2.627
	500	469	92.87		7.13	1.605	1.591
	1000	36	7.13		0.	3.211	5.808

THE REMAINING FREQUENCIES ARE ALL ZERO

GENERAL PURPOSE SIMULATOR SYSTEM PAGE 128 7 FUNCTION 1,4/2,2/3,3/4,1 CLEAR P2.L4 616 LONG JOB BENEFIT 617 618 START 2.NP 619

82781 01 11-08-79 7.151

V-5

G P S S / 6 0 0 0

82781 01 11-08-79 7.154 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 129

RESET 5...1 620
621

BLOCK COUNTS

	CUD	DENT	TOTAL		CII	D D C N T	TOTAL		CII	DDENT	TOTAL		CII	D	TOTAL		CII	RRENT	TOTAL
1 #	GENERT		TOTAL 191	2.4	ENTER	0	TOTAL 191	7 4	ASSIGN	0	191	<i>t.</i> H	ASSIGN	0	191	5 #	ASSIGN	0	191
	PRIOR	0	191		QUEUE	0	191		BUFFER	Ö	191		TRANSF	0	191	-	GATE .	. 0	660
	ENTER	Ô	660		ASSIGN	0	660		DEPART	Č	660		LEAVE	0	660		QUEUE	. o	6539
	SEIZE	0	6539		DEPART	o o	6539		ASSIGN	č	6539		ACVANC	1	6539		RELEAS	6	6538
	TRANSF	Ö	6538		TRANSF	Ö	5879		LEAVE	ă	454		ASSIGN	ò	454		ADVANC	1	454
	QUEUE	Õ	456		TRANSF	ñ	456		TEST	ñ	203		LEAVE	ŏ	203		LEAVE	ó	203
	TABULT	ő	203		TERM	ő	203		GENERT	Õ	310		PREMPT	ŏ	310		ADVANC	Õ	310
	RETURN	ő	310		SEIZE	Ö	310		SEIZE	ñ	310		SEIZE	ő	310	-	SEIZE	ñ	310
	ADVANC	Ö	310		RELEAS	ŏ	310	-	RELEAS	ő	310		RELEAS	ŏ	310	-	RELEAS	Õ	310
	TERM	ñ	310		ASSIGN	ō	71		ASSIGN	ō	145		ASSIGN	ō	145		ASSIGN	ō	145
	ASSIGN	Ŏ	145		ASSIGN	ō	145		ASSIGN	ō	145		ASSIGN	ō	145		ASSIGN	ō	145
61#	ASSIGN	0	145	62#	TRANSF	0	145	63#	ASSIGN	0	784		LOOP	0	784	65#	ASSIGN	0	156
	ASSIGN	0	156	67#	TRANSF	0	156	68#	ASSIGN	0	628	69#	ASSIGN	0	628	70#	ASSIGN	0	628
71#	TRANSF	0	628	72#	ASSIGN	0	145	73#	ASSIGN	0	145	74#	ASSIGN	0	145	75#	TRANSF	0	145
90#	ASSIGN	0	536	91#	ASSIGN	0	536	92#	ASSIGN	0	859	934	ASSIGN	0	1312	94#	ASSIGN	0	1848
95#	TEST	0	1848	96#	BUFFER	0	1848	97#	QLELE	0	1848	98#	SEIZE	0	1848	99#	DEPART	С	1848
100#	ADVANC	0	1848	101#	RELEAS	0	1848	102#	ASSIGN	C	1848	103#	TRANSF	0	1848	112#	BUFFER	C	647
113#	TEST	0	647	114#	GATE	0	651	115#	ENTER	0	651	116#	SEIZE	0	651	117#	SEIZE	0	651
118#	PREMPT	0	651	119#	DEPART	0	651	120#	ADVANC	0	651	121#	RETURN	0	651	122#	ASSIGN	0	651
	ADVANC	0	6542		LOOP	0	6542		QUEUE	0	660		MARK	0	660		PREMPT	0	660
	RELEAS	0	660		RELEAS	0	660		ADVANC	0	660		RETURN	0	660		TRANSF	0	660
	RELEAS	0	5882		RELEAS	0	5 882		ADVANC	16	5882		SEIZE	0	5891		SEIZE	0	5891
	TRANSF	0	5891		BUFFER	0	907		TEST	Ç	907		QUEUE	0	907	162#		0	907
	ENTER	0	907		SEIZE	0	907		SEIZE	0	907		SEIZE	0	907		DEPART	0	907
	ADVANC	0	907		RELEAS	0	907		ASSIGN	0	907		ADVANC	0	4531	172#		0	4531
	PREMPT	0	906		RELEAS	0	906	-	RELEAS	C	906		ADVANC	0	906		RETURN	0	906
178#		0	906		TABULT	0	658		ASSIGN	0	658		LEAVE	0	906		TRANSF	0	906
	RELEAS	0	3625		RELEAS	0	3625		ADVANC	7	3625		SEIZE	0	3624		SEIZE	0	3624 786
	TRANSF	0	3624 786		QUEUE	0 0	786 786		BUFFER	0	786 786		T E S T A D V A N C	0 0	786 786		SEIZE PREMPT	0	786
_	SEIZE	0	786		DE PART RETURN	0	786		RELEAS	r c	7 c c 7 8 6		RELEAS	0	786		TRANSF	Ö	786
	ADVANC QUEUE	- 0	609		BUFFER	0	609		TEST	0	609		SEIZE	0	609		SEIZE	0	609
	DEPART	0	609		ADVANC	1	609		ADVANC	0	608		ADVANC	0	608		PREMPT	0	608
	ADVANC	0	608		RETURN	Ó	608		RELEAS	0	608		RELEAS	0	608		TRANSF	Ö	608
	QUEUE	0	454		BUFFER	0	454		TEST	C	454		SEIZE	0	454		SEIZE	Ö	454
	DEPART	0	454		ADVANC	Ö	454		ADVANC	Č	454		PREMPT	Ö	454	-	ADVANC	å	454
	RETURN	0	454		RELEAS	0	454	-	RELEAS	Ö	454		TRANSF	Ö	454		QUEUE	Ö	203
	BUFFER	ő	203		TEST	0	203	-	SEIZE	ŏ	203		SEIZE	ŏ	203		DEPART	ő	203
	ADVANC	ő	203		ADVANC	Ö	203		PREMPT	ő	203		ADVANC	ő	203		RETURN	ŏ	203
	RELEAS	ő	203		RELEAS	Õ	203		TRANSF	ŏ	203		GENERT	Ö	5	376#		ŏ	5
3334		-		55.11		9		500,		•			· · · · · ·	_	-	"		_	-

7.167

	,	•	AVE	RAGE UT:	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	13872	6.27	0.2898	0.2898	0.	Α	100.00	94	0
CHANA	1550	31.98	0.1653	0.1653	0.	A	100.00	0	0
CONTA	1550	31.98	0.1653	0.1653	0.	Α	100.00	0	0
CHANB	919	81.97	0.2511	0.2511	0.	Α	100.00	69	0
CONTB	919	81.97	0.2511	0.2511	0.	Α	100.00	69	0
MUXCH	11073	5.79	0.2138	0.2138	0.	Α	100.00	0	0
TMCON	11073	5.79	0.2138	0.2138	0.	Α	100.00	0	0
CHANC	203	25.68	0.0174	0.0174	0.	Α	100.00	0	0
TAPCN	203	25.68	0.0174	0.0174	0.	Α	100.00	0	0

				-	- AVERA	GE UTIL	IZATION -	-			
		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MAXIMUM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	24.54	223	33011.34	0.245	0.245	0.	A	100.00	20	35
TASKS	5	0.92	660	417.11	C.184	0.184	0.	A	100.00	3	5
BUFFI	25	19.76	676	8771.33	C.791	0.791	0.	Α	100.00	16	25
BUEFO	5	0.28	907	G1 ₹7	0.055	0.055	Ο	Δ	100.00	1	4

QUEUES

	MUMIXAM	AVERAGE	TCTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	6	0.19	651	419	64.36	87.98	246.88	0	0
COREQ	2	0.01	660	0	0.	4.12	4.12	0	0
CPU	5	0.05	8387	7349	87.62	1.73	14.02	0	0
OTPUT	2	0.01	907	636	70.12	2.93	9.82	0	0
FHDRD	3	0.02	786	635	80.79	5.87	30.58	0	0
MHDRD	3	0.03	609	464	76.19	17.07	71.70	0	0
FHDWR	. 5	0.01	454	382	84.14	4.88	30.75	0	C
TAPOT	1	0.	203	203	100.00	0.	0.	0	0

****** TABLES

REFERENCE	, ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	ON SUM OF	ARGUMENTS	
TTIME	2	03	37024.325	39391.4	17 75	15938.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-0.940
	5000	0	0.	0.	100.00	0.135	-0.813
	10000	102	50.25	50.25	49.75	0.270	-0.686
	15000	19	9.36	59.61	40.39	0.405	-0.559
	20000	1	0.49	60.10	39.90	0.540	-0.432
	25000	4	1.97	62.07	37.93	0.675	-0.305
	30000	2	0.99	63.05	36.95	0.810	-0.178
	35000	3	1.48	64.53	35.47	0.945	-0.051
	40000	S	0.99	65.52	34.48	1.080	0.076
	45000	8	3.94	69.46	30.54	1.215	0.202
	50000	1	0.49	69.95	30.05	1.350	0.329
	55000	3	1.48	71.43	28.57	1.486	0.456
	60000	4	1.97	73.40	26.60	1.621	0.583
	65000	3	1.48	74.88	25.12	1.756	0.710
	70000	4	1.97	76.85		1.891	0.837
	75000	6	2.96	79.80	20.20	2.026	0.964
	80000	4	1.97	81.77	18.23	2.161	1.091
	85000	3	1.48	83.25	16.75	2.296	1.218
	90000	4	1.97	85.22	14.78	2.431	1.345
	95000	3	1.48	86.70	13.30	2.566	1.472
	100000	2	0.99	87.68	12.32	2.701	1.599
	105000	5	2.46	9C.15	9.85	2.836	1.726
	110000	4	1.97	92.12	7.88	2.971	1.853
	115000	2	0.99	93.10	6.90	3.106	1.980
	120000	4	1.97	95.07	4.93	3.241	2.106
0	VERFLOW	10	4.93	100.00	0.		
AVE	RAGE VALUE	OF OVERFLO	w = 130036.08	AV MUMIKAM OC	LUE OF OVERFLO	w = 137280	•
REFERENCE	ENTRI	ES FEAN	ARGUMENT	STANDARD DEVIATI	ON SUM OF	ARGUMENTS	
RESPN	6	58	322.766	139.6	64 2	12380.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	
							FROM MEAN -2.311
	0	0	0. 91.49	0.	100.00	0. 1.549	
	500	602		91.49	8.51		1.269
	1000	5 5 1	8.36	99.85	0.15	3.098	4.849
	1500	1	0.15	1CC.00	0.	4.647	8.429
TH	E REMAININ	IG FREQUENCI	ES ARE ALL ZE	R O			

82781 01 11-08-79 7.168 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 137

RESET 5,,,1

PAGE 138

BLOCK COUNTS

	cυ	RRENT	TOTAL		cu	RRENT	TOTAL		Cl	JRRENT	TOTAL		cu	RRENT	TOTAL		CUF	RENT	TOTAL
1#	GENERT	0	220	2#	ENTER	0	220	3#	ASSIGN	0	220	4#	ASSIGN	0	220	5# A	ASSIGN	0	220
6#	PRIOR	0	220	7#	QUEUE	0	220	8#	BUFFER	Ó	2 2 0	9#	TRANSF	0	220	10# 6	SATE	0	694
11#	ENTER	0	694	12#	ASSIGN	0	674	13#	DEPART	0	694	14#	LEAVE	0	694	15# G	RUEUE	0	7067
16#	SEIZE	0	7067	17#	DEPART	0	7067	18#	ASSIGN	0	7067	19#	ADVANC	0	7067	20# R	RELEAS	0	7068
21#	TRANSF	0	7068	22#	TRANSF	0	6373	23#	LEAVE	0	482	24#	ASSIGN	0	482	25# A	ADVANC	3	482
26#	QUEUE	0 ·	480	27#	TRANSF	0	480	28#	TEST	С	213	29#	LEAVE	0	213	30# L	EAVE	0	213
31#	TABULT	0	213	32#	TERM	0	213	33#	GENERT	0	310	34#	PREMPT	0	310	35# A	ADVANC	0	310
36#	RETURN	0	310	37#	SEIZE	0	310	38#	SEIZE	0	310	39#	SEIZE	0	310	40# S	SEIZE	0	310
41#	ADVANC	0	310	42#	RELEAS	0	310	43#	RELEAS	0	310	44#	RELEAS	0	310	45# R	RELEAS	0	310
46#	TERM	0	310	52#	ASSIGN	0	92	534	ASSIGN	0	176	54#	ASSIGN	0	176	55# A	ASSIGN	٥	176
56#	ASSIGN	0	176	57#	ASSIGN	0	176	5.8.#	ASSIGN	0	176	59#	ASSIGN	0	176	60# A	ASSIGN	0	176
61#	ASSIGN	0	176	62#	TRANSF	0	176	63#	ASSIGN	C	894	64#	LOOP	0	894	65# #	ASSIGN	0	169
66#	ASSIGN	0	169	67#	TRANSF	0	169	486	ASSIGN	C	725	69#	ASSIGN	0	725	70# #	ASSIGN	0	725
71#	TRANSF	0	725	72#	ASSIGN	0	176	73#	ASSIGN	0	176	74#	ASSIGN	0	176	75# 1	FRANSF	0	176
90#	ASSIGN	0	500		ASSIGN	0	500	92#	ASSIGN	0	793	93#	ASSIGN	0	1398	94# A	ASSIGN	0	1953
95#	TEST	0	1953	96#	BUFFER	0	1953	974	QUEUE	0	1953	98#	SEIZE	0	1953	99# 0	DEPART	0	1953
100#	ADVANC	0	1953	101#	RELEAS	0	1953	102#	ASSIGN	0	1953	103#	TRANSF	0	1953	112# E	BUFFER	0	700
113#	TEST	0	700	114#	GATE	0	700	115#	ENTER	0	7 C O	116#	SEIZE	0	700	117# 5	SEIZE	C	700
118#	PREMPT	0	700	119#	DEPART	0	700	12C#	ACVANC	0	700	121#	RETURN	0	700	122# #	ASSIGN	0	700
123#	ADVANC	0	6951	124#	LOOP	0	6951	125#	QUEUE	0	694	126#	MARK	0	694	127# F	PREMPT	0	694
128#	RELEAS	0	694	129#	RELEAS	0	694	130#	ADVANC	0	694	131#	RETURN	0	694	132# 1	FRANSF	0	694
133#	RELEAS	0	6257	134#	RELEAS	0	6257	135#	ADVANC	22	6257	136#	SEIZE	0	6251	137# 9	SEIZE	0	6251
138#	TRANSF	0	6251		BUFFER	0	947	160#	TEST	0	947	161#	QUEUE	0	947	162# 0	SATE	0	947
163#	ENTER	0	947	164#	SEIZE	0	947	165#	SEIZE	C	947	166#	SEIZE	0	947	167# 0	DEPART	0	947
168#	ADVANC	0	947	169#	RELEAS	0	947	17C#	ASSIGN	C	947	171#	ADVANC	0	4737	172# เ	LOCF	0	4737
	PREMPT	0	947	174#	RELEAS	0	947		RELEAS	0	947		ADVANC	0	947	177# F		٠0	947
178#	TEST	0	947	179#	TABULT	0	694	180#	ASSIGN	0	694	181#	LEAVE	0	. 947	182# 1		0	947
	RELEAS	0	3790		RELEAS	0	3790		ADVANC	1	3790		SEIZE	0	3790	187# 9		0	3790
	TRANSF	0	3790	215#	QUEUE	0	892	216#	BUFFER	0	892		TEST	0	892	218# 9		0	892
	SEIZE	0	892	-	DEPART	0	892		ADVANC	0	892		ADVANC	0	892	223# F		0	892
	ADVANC	0	892		RETURN	0	· 892		RELEAS	C	892		RELEAS	0	892		TRANSF	0	892
-	QUEUE	0	640		BUFFER	0	640		TEST	С	640		SEIZE	0	640	244# 9		0	640
245#	DEPART	0	640		ADVANC	1	640		ADVANC	0	640		ADVANC	0	640	249# 8		0	640
	ADVANC	0	640		RETURN	0	640		RELEAS	0	640		RELEAS	0	640		TRANSF	0	640
	QUEUE	0	482		BUFFER	0	482		TEST	0	482		SEIZE	0	482	271# 9		0	482
272#		0	482		ADVANC	0	482		ADVANC	0	482		PREMPT	0	482		ADVANC	0	482
	RETURN	0	482		RELEAS	0	482		RELEAS	C	482		TRANSF	0	482	347#		0	213
	BUFFER	0	213		TEST	0	213		SEIZE	0	213		SEIZE	0	213		DEPART	0	213
	ADVANC	0	213		ADVANC	0	213		PREMPT	0	213		ADVANC	0	213		RETURN	0	213
358#	RELEAS	0	213	359#	RELEAS	0	213	360#	TRANSF	0	213	375#	GENERT	0	5	376#	TERM	0	5

PAGE

			AVE	RAGE UT	- NOIȚASIJI	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	14846	6.11	0.3025	0.3025	0.	Α	100.00	0	0
CHANA	1684	30.76	0.1727	0.1727	0.	Α	100.00	0	0
CONTA	1684	30.76	0.1727	0.1727	0.	Α	100.00	0	0
CHANB	951	81.04	0.2569	0.2569	0.	Α	100.00	87	0
CONTB	951	81.04	0.2569	0.2569	0.	Α	100.00	87	0
MUXCH	11688	5.78	0.2252	0.2252	0.	Α	100.00	0	0
TMCON	11688	5.78	0.2252	0.2252	0.	Α	100.00	0	0
CHANC	213	25.28	0.0179	0.0179	0.	Α	100.00	0	0
TAPCN	213	25.28	0.0179	0.0179	0.	Α	100.00	0	0

- - AVERAGE UTILIZATION - -

					/ · · · · · · · · · · · · · · · · · · ·						
		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	27.92	240	34906.23	0.279	0.279	0.	A	100.00	27	45
TASKS	5	0.96	697	413.67	0.192	0.192	0.	Α	100.00	2	5
BUFFI	25	21.00	716	8800.59	0.840	0.840	0.	A	100.00	22	25
BUFFO	5	0.29	948	91.18	0.058	0.058	0.	Α	100.00	1	3

	MAXIMUM	AVERAGE	TOTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	17 -	1.94	700	329	47.00	831.29	1568.47	0	• 0
COREQ	1	0.01	694	0	С.	3.65	3.65	0	0
CPU	5	0.06	9020	7903	87.62	1.87	15.07	0	0
OTPUT	2	0.01	947	637	67.27	3.14	9.59	0	0
FHDRD	5	0.02	892	715	80.16	5.27	26.57	0	0
MHDRD	3	0.03	640	490	76.56	14.82	63.22	0	0
FHDWR	2	0.01	482	411	85.27	3.45	23.41	0	0
TAPOT	1	0.00	213	211	99.06	0.18	19.00	0	O

TABLES

REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	21	13 3	39065.896	39066.745	8	321036.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-1.000
	5000	ő	ŏ.	Ğ.	100.00	0.128	-0.872
	10000	79	37.09	37.09	62.91	0.256	-0.744
	15000	28	13.15	50.23	49.77	0.384	-0.616
	20000	6	2.82	53.05	46.95	0.512	-0.488
	25000	7	3.29	56.34	43.66		-0.360
	30000	7	3.29	59.62	40.38	0.768	-0.232
	35000	8	3.76	63.38	36.62		-0.104
		8	3.76	67.14	32.86	1.024	0.024
	40000	2	0.94		31.92		0.152
	45000	2		68.08 69.95	30.05.		0.280
	50000	4	1.88		29.11	1.408	0.408
	55000	2	0.94	70.89	26.29	1.400	0.408
	60000	6	2.82	73.71			0.556
	65000	5	2.35	76.06	23.94	1.664 1.792	0.792
	70000	3	1.41	77.46	22.54		
	75000	1	0.47	77.93	22.07		0.920
	80000	5	2.35	80.28	19.72		1.048 1.176
	85000	5	2.35	82.63	17.37		
	92000	5	0.94	83.57	16.43		1.304 1.432
	95000	6	2.82	86.38	13.62		
	100000	2	0.94	87.32	12.68		1.560
	105000	4	1.88	89.20	10.80		1.688
	110000	4	1.88	. 91.08	8.92		1.816
	115000	4	1.88	92.96	7.04		1.944
	120000	3	1.41	94.37	5.63	3.072	2.072
0 v	ERFLOW	12	5.63	100.00	0.		
AVER	AGE VALUE	OF OVERFLO	w = 129666.9°	16 MAXIMUM VALU	E OF OVERFL	0w = 137460	
REFERENCE	ENTRI	ES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	6	94	322.455	152.360		223784.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY		PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-2.116
	500	628	90.49	90.49	9.51	_	1.165
	1000	63	9.08	99.57	0.43		4.447
	1500	3	0.43	100.00	0.43	4.652	7.729
	1300	3	0.43	100.00	0.	4,076	,,,,,,
THE	REMAININ	G FREQUENCI	ES ARE ALL ZE	R O			

82781 01 11-08-79 7.181 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 146

RESET 624 START 5,,,1 625

PAGE 147

> *************** BLOCK COUNTS *******

	CUE	RENT	TOTAL		cu	RRFNT	TOTAL		cu	IRRENT	TOTAL		CI	IRRENT	TOTAL		CU	RRENT	TOTAL
1#	GENERT	0	196	2#	ENTER	0	196	3#	ASSIGN	0	196	4#	ASSIGN	0	196	5#	ASSIGN	0	196
	PRIOR	Õ	196		QUEUE	õ	196		BUFFER	ō	196		TRANSF	ŏ	196		GATE	Õ	636
	ENTER	ō	636		ASSIGN	Õ	636	-	CEPART	Ŏ	636		LEAVE	Ŏ	636		QUEUE	ŏ	6493
	SEIZE	ñ	6493		DEPART	Ō	6493	-	ASSIGN	Ō	6493		ADVANC	Ō	6493		RELEAS	0	6493
21#	TRANSF	0	6493	22#	TRANSF	Ō	5857	23#	LEAVE	Ō	435	24#	ASSIGN	Ō	435	25#	ADVANC	4	435
26#	QUEUE	0	434	27#	TRANSF	0	434	28#	TEST	0	202	29#	LEAVE	0	202	30#	LEAVE	0	202
31#	TABULT	0	202	32#	TERM	0	202	33#	GENERT	0	302	34#	PREMPT	0	302	35#	ADVANC	0	302
36#	RETURN	0	302	37#	SEIZE	0	302	38#	SEIZE	0	302	39#	SEIZE	0	302	40#	SEIZE	0	302
41#	ADVANC .	0	302	42#	RELEAS	0	302	43#	RELEAS	C	3 C 2	44#	RELEAS	0	302	45#	RELEAS	0	302
46#	TERM	0	302	52#	ASSIGN	0	70	53#	ASSIGN	0	151	54#	ASSIGN	0	151	55#	ASSIGN	0	151
56#	ASSIGN	0	151	57#	ASSIGN	0	151	58#	ASSIGN	0	151	59#	ASSIGN	0	151	60#	ASSIGN	0	151
61#	ASSIGN	0	151	62#	TRANSF	0	151	63#	ASSIGN	0	829	64#	LOOP	0	829	65#	ASSIGN	0	156
66#	ASSIGN	0	156	67#	TRANSF	0	156	68#	ASSIGN	0	673	69#	ASSIGN	0	673	70#	ASSIGN	0	673
71#	TRANSF	0	673	72#	ASSIGN	0	151		ASSIGN	0	151		ASSIGN	0	151	_	TRANSF	0	151
	ASSIGN	0	466		ASSIGN	0	466		ASSIGN	0	724		ASSIGN	0	1290		ASSIGN	C	1803
	TEST	0	1803	_	BUFFER	0	1803		QUEUE	C	1803		SEIZE	0	1803		DEPART	0	1803
	ADVANC	0	1803	_	RELEAS	0	1803		ASSIGN	0	1803		TRANSF	0	1803		BUFFER	0	630
113#		0	630		GATE	0	630		ENTER	0	630		SEIZE	0	630		SEIZE	0	630
	PREMPT	0	630		DEPART	0	630		ADVANC	0	630		RETURN	0	630		ASSIGN	0	630
	ADVANC	0	6335		LOOP	0	6335		QUEUE	0	636		MARK	0	636		PREMPT	0	636
	RELEAS	0	636		RELEAS	0	636		ADVANC	0	636		RETURN	0	636		TRANSF	0	636
	RELEAS	0	5699		RELEAS	0	5699		ADVANC	16	5699		SEIZE	0	5705		SEIZE	0	5705
	TRANSF	0	5705		BUFFER	0	862		TEST	0	862		QUEUE	0	862	162#		0	862
	ENTER	0	862		SEIZE	0	862		SEIZE	0	862		SEIZE	0	862		DEPART	0	862
	ADVANC	0	86.2		RELEAS	0	862		ASSIGN	0	862		ADVANC	1	4309	172#	_	0	4308
	PREMPT	0	862		RELEAS	0	862	-	RELEAS	0	862		ADVANC	0	862		RETURN	٠ 0	862
178#		0	862		TABULT	0	638		ASSIGN	0	638	-	LEAVE	0	. 862		TRANSF	0	862
	RELEAS	0	3446		RELEAS	0	3446		ACVANC	ō	3446		SEIZE TEST	0	3447		SEIZE	0	.3447
	TRANSF	0	3447	_	QUEUE	0	829		BUFFER		829 829		ADVANC	0	829 829		SEIZE PREMPT	0	829 829
	SEIZE	0	829 829		DEPART	0	829 829		ADV ANC RELEAS	0	829		RELEAS	0	. 829		TRANSF	0	829
	ADVANC QUEUE	0	594		RETURN BUFFER	0 0	594		TEST	0	594		SEIZE	0	594		SEIZE	0	594
	DEPART	Ō	594		ADVANC	0	594		ADVANC	0	595		ADVANC	0	595		PREMPT	n	595
	ADVANC	0	595	-	RETURN	0	595		RELEAS	0	595		RELEAS	0	595		TRANSF	0	595
	QUEUE	0	435		BUFFER	0	435		TEST	Ö	435		SEIZE	Ö	435		SEIZE	õ	435
	DEPART	0	435		ADVANC	0	435		ADVANC	Ö	435		PREMPT	0	435		ADVANC	ő	435
	RETURN	Ö	435	-	RELEAS	0	435		RELEAS	0	435		TRANSF	o o	435		QUEUE	ñ	202
	BUFFER	Ö	505	-	TEST	0	202		SEIZE	0	505		SEIZE	ő	202		DEPART	ő	202
	ADVANC	ő	202		ADVANC	ő	. 202		PREMPT	Ö	202		ADVANC	ŏ	202		RETURN	ő	202
	RELEAS	ň	505		RELEAS	ő	202		TRANSF	Õ	202		GENERT	Õ	5		TERM	ä	5
J J G H		·		5.711				500#		•		5.5"	20.72.7	J	•	5.5"		•	•

7.194

FACILITIES

	*		AVE	RAGE UT	ILIZATION -	-			
•	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	13649	6.17	0.2806	0.2806	0.	Α .	100.00	0	0
CHANA	1566	31.26	0.1632	0.1632	0.	Α	100.00	0	0
CONTA	1566	31.26	0.1632	0.1632	0. ,	. А	100.00	0	0
CHANB	897	81.56	0.2439	0.2439	0.	Α	100.00	0	0
CONTB	897	81.56	0.2439	0.2439	0.	Α	100.00	0	0
MUXCH	10644	5.82	0.2066	0.2066	0.	A	100.00	93	0
TMCON	10644	5.82	0.2066	0.2066	0.	A	100.00	93	0
CHANC	202	26.07	0.0176	0.0176	0.	Α	100.00	0	0
TAPCN	202	26.07	0.0176	0.0176	0.	Α	100.00	0	0

STCRAGES

	AVERAGE UTILIZATION										
	•	AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MUMIXAM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	23.93	223	32199.22	0.239	0.239	0.	A	100.00	21	36
TASKS	5	0.88	638	413.41	C.176	0.176	0.	Α	100.00	1	5
BUFFI	25	19.14	652	8807.91	C.766	0.766	0.	A	100.00	16	25
BUFFO	5	0.26	863	91.35	0.053	0.053	n .	Δ	100.00	1	3

QUEUES

	MAXIMUM	AVERAGE	TCTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	8	0.17	630	417	66.19	80.12	236.96	0	0
COREQ	1	0.01	636	0	0.	3.89	3.89	0	0
CPU	5	0.05	8296	7348	88.57	1.76	15.39	0	0
OTPUT	2	0.01	862	609	70.65	2.87	9.78	0	0
FHDRD	2	0.01	829	659	79.49	4.81	23.46	0	0
MHDRD	2	0.03	· 594	456	76.77	14.13	60.81	0	C
FHDWR	. 2	0.00	435	368	84.60	3.29	21.39	0	0
TAPOT	1	0.00	202	200	99.01	0.13	13.00	0	0

***** TABLES

REFERENCE	ENTR	IES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	;	202	36516.812	41649.111	7	376396.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00		-0.877
	5000	0	0.	0.	100.00		-0.757
	10000	113	55.94	55.94	44.06		-0.637
	15000	15	7.43	63.37	36.63		-0.517
	20000	1	0.50	63.86	36.14		-0.397
	25000	4	1.98	65.84	34.16		-0.277
	30000	0	0.	65.84	34.16		-0.156
	35000	8	3.96	69.80	30.20		-0.036
	40000	2	0.99	70.79	29.21		0.084
	45000	0	0.	70.79	29.21		0.204
	50000	4	1.98	72.77	27.23		0.324
	55000	5	0.99	73.76	26.24		0.444
	60000	3	1.49	75.25	24.75		0.564
	65000	1	0.50	75.74	24.26		0.684
	70000	1	0.50	76.24	23.76		0.804
	75000	5	2.48	78.71	21.29		0.924
	80000	1	0.50	79.21	20.79		1.044
	85000	1	0.50	79.70	20.30		1.164
	90000	4	1.98	81.68	18.32		1.284
	95000	4	1.98	83.66	16.34		1.404
	100000	6	2.97	86.63	13.37		1.524
	105000	2	0.99		12.38		1.644
	110000	5	2.48		9.90		1.764
	115000	3	1.49		8.42		1.884 2.004
	120000	2	0.99		7.43	3.286	2.004
01	VERFLOW	15	7.43	100.00	0.		
AVE	RAGE VALU	E OF OVERFLO)W = 130164.8	OO MAXIMUM VALI	UE OF OVERFL	0W = 143269	
REFERENCE	ENTR	IES MEAN	ARGUMENT	STANDARD DEVIATION	N SUM OF	ARGUMENTS	
RESPN		638	323.824	. 146.07	9	206600.000	
		00055:15	DED 6547	CHMIN ATTUE	CUMULATIVE	MULTIPLE	DEVIATION
	UPPER	OBSERVE			REMAINDER		FROM MEAN
	LIMIT	FREQUENCY	OF TOTAL	O:	100.00		-2.217
	0	0 580	90.91		9.09		1.206
	500	58U 55	8.62		0.47		4.629
	1000	3	0.47		0.47	4.632	8.052
	1500	3	0.47	100200	U •	41035	0.076
тн	E REMAINI	NG FREQUENCE	IES ARE ALL ZE	RO			

82781 01 11-08-79 7.194 V-2 G P S S / 6 O O O GENERAL PURPOSE SIMULATOR SYSTEM 154 PAGE 626 627

RESET START 5,,,1

PAGE 155

> *************** BLOCK COUNTS ********

	CI	URRENT	TOTAL		cu	RRENT	TOTAL		c	URRENT	TOTAL		CL	IRRENT	TOTAL		cu	RRENT	TOTAL
1#	GENERT	0	197	2#	ENTER	0	197	3#	ASSIGN		197	4#	ASSIGN	0	197	5#	ASSIGN	0	197
6#	PRIOR	0	197	7#	QUEUE	0	197	8#	BUFFER	0	197	9#	TRANSF	0	197	10#	GATE	Ō	549
11#	ENTER	0	549	12#	ASSIGN	0	549	13#	DEPART	. 0	549	14#	LEAVE	0	549	15#	QUEUE	0	5598
16#	SEIZE	0	5598	17#	DEPART	0	5598	18#	ASSIGN		5558	19#	ACVANC	1	5598	20#	RELEAS	C	5597
21#	TRANSF	0	5597	22#	TRANSF	Ó	5049	23#	LEAVE	Č	348	24#	ASSIGN	Ö	348	25#	ADVANC	5	348
26#	QUEUE	0.	347	27#	TRANSF	0	347	28#	TEST	0	200	29#	LEAVE	0	200		LEAVE	0	200
31#	TABULT	0	200	32#	TERM	0	200	33#	GENERT	0	294	34#	PREMPT	0	294	35#	ADVANC	0	294
36#	RETURN	0	294	37#	SEIZE	0	294	38#	SEIZE	0	294	39#	SEIZE	0	294	40#	SEIZE	0	294
41#	ADVANC	0	294	42#	RELEAS	0	294	43#	RELEAS	. 0	294	44#	RELEAS	0	294	45#	RELEAS	0	294
46#	TERM	0	294	52#	ASSIGN	Ó	64	53#	ASSIGN	0	144	54#	ASSIGN	0	144	55#	ASSIGN	0	144
56#	ASSIGN	0	144	57#	ASSIGN	Ō	144	58#	ASSIGN	0	144	59#	ASSIGN	Ō	144		ASSIGN	Õ	144
61#	ASSIGN	0	144	62#	TRANSF	0	144	63#	ASSIGN	0	703	64#	LOOP	0	703	65#	ASSIGN	Ō	146
66#	ASSIGN	0	146	67#	TRANSF	0	146	68#	ASSIGN	0	557	69#	ASSIGN	0	557	70#	ASSIGN	0	557
71#	TRANSF	0	557	72#	ASSIGN	0	144	73#	ASSIGN	0	144	74#	ASSIGN	0	144	75#	TRANSF	0	144
90#	ASSIGN	0	418	91#	ASSIGN	0	418	92#	ASSIGN	0	634	93#	ASSIGN	0	1118	94#	ASSIGN	0	1550
95#	TEST	0	1550	96#	BUFFER	0	1550	97#	QUEUE	0	1550	98#	SEIZE	0	1550	99#	DEPART	0	1550
100#	ADVANC	0	1550	101#	RELEAS	0	1550	102#	ASSIGN	0	155C	103#	IRANSF	0	1550	112#	BUFFER	0	544
113#	TEST	0	544	114#	GATE	0	544	115#	ENTER	C	544	116#	SEIZE	0	544	117#	SEIZE	0	544
118#	PREMPT	0	544	119#	DEPART	0	544	120#	ADVANO	. 0	5 4 4	121#	RETURN	0	544	122#	ASSIGN	0	544
123#	ADVANC	0	5472	124#	LOOP	0	5472	125#	QUEUE	0	549	126#	MARK	0	549	127#	PREMPT	0	549
128#	RELEAS	0	549	129#	RELEAS	0	549	130#	ADVANO	. 0	549	131#	RETURN	0	549	132#	TRANSF	0	549
1334	RELEAS	0	4923	134#	RELEAS	0	4923	135#	ADVANO	11	4923	136#	SEIZE	0	4928	137#	SEIZE	0	4928
138#	TRANSF	0	4928	159#	BUFFER	0	745	160#	TEST	0	745	161#	QUEUE	0	745	162#	GATE	C	745
163#	ENTER	0	745	164#	SEIZE	0	745	165#	SEIZE	0	745	166#	SEIZE	0	745	167#	DEPART	0	745
168#	ADVANC	0	745	169#	RELEAS	0	745	170#	ASSIGN	, 0	745	171#	ADVANC	0	3728	172#	LOOP	.0	3729
173#	PREMPT	0	746	174#	RELEAS	0	746	175#	RELEAS	. 0	746	176#	ADVANC	0	746	177#	RETURN	0	746
178#	TEST	0	746	179#	TABULT	0	547	180#	ASSIGN	. 0	547	181#	LEAVE	0	746	182#	TRANSF	0	746
183#	RELEAS	0	2983	184#	RELEAS	0	2983	185#	ADVANO	. 0	2983	186#	SEIZE	0	2983	187#	SEIZE	0	2983
188#	TRANSF	0	2983	215#	QUEUE	0	704	216#	BUFFER	e C	704	217#	TEST	0	704	218#		C	704
219#	SEIZE	0	704	220#	DEPART	0	704	221#	ACVANO	: 1	7 C 4	222#	ACVANC	0	703	223#	PREMPT	C	703
224#	ADVANC	0	703	225#	RETURN	0	-703	226#	RELEAS	. 0	703		RELEAS	0	703	228#	TRANSF	0	703
240#	QUEUE	0	511	241#	BUFFER	0	511	242#	TEST	0	511	243#	SEIZE	0	511	244#	SEIZE	0	511
245#	DEPART	0	511	246#	ADVANC	0	5 1 1	247#	ADVANO	: 0	511	248#	ADVANC	0	511	249#	PREMPT	0	511
250#	ADVANC	0	511	251#	RETURN	0	511		RELEAS	. 0	511		RELEAS	0	511		TRANSF	0	511
	QUEUE	0	348		BUFFER	0	348		TEST	0	348		SEIZE	0	348	271#		C	348
	DEPART	0	348		ADVANC	0	348		A C V A N (348		PREMPT	0	348		ADVANC	0	348
	RETURN		348		RELEAS	Q	348		RELEAS		348		TRANSF	0	348	347#		0	200
		0	200		TEST	0	200		SEIZE	0	200		SEIZE	0	200		DEPART	0	200
	ADVANC	_	200		ADVANC	0	200		PREMPT	-	200		ADVANC	0	200		RETURN	0	200
358#	RELEAS	0	200	359#	RELEAS	0	200	360#	TRANSF	. 0	200	375#	GENERT	0	5	376#	TERM	0	5

82781 01 11-08-79

***** FACILITIES ******

	1		AVEI	RAGE UT.	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	11788	6.31	0.2478	0.2478	0.	A	100.00	77	0
C H AN A	1346	31.94	0.1433	0.1433	0.	Α	100.00	81	0
CONTA	1346	31.94	0.1433	0.1433	0.	Α	100.00	81	0
CHANB	. 805	79.74	0.2140	0.2140	0.	Α	100.00	0	0
CONTB	805	79.74	0.2140	0.2140	0.	Α	100.00	0	0
MUXCH	9201	5.76	0.1767	C.1767	C.	Α	100.00	C	0
TMCON	9201	5.76	0.1767	0.1767	0.	A	100.00	0	0
CHANC	200	24.59	0.0164	0.0164	0.	Α	100.00	0	0
TAPCN	200	24.59	0.0164	0.0164	0.	Α	100.00	0	0

***** STCRAGES ******

- - AVERAGE UTILIZATION - -AVERAGE TOTAL AVAIL. UNAVAIL. CURRENT PERCENT . CURRENT MUMIXAM AVERAGE REFERENCE CAPACITY CONTENTS ENTRIES TIME/UNIT TIME TIME TIME STATUS AVAILABILITY CONTENTS CONTENTS TERMS 100 20.18 218 27764.27 0.202 0.202 0. 100.00 18 29 5 TASKS 5 0.74 550 402.79 0.148 0.148 0. Α 100.00 2 25 25 16.53 560 0.661 Α 100.00 11 BUFFI 8856.41 C.661 0. 100.00 0 BUFFO 5 0.22 746 89.88 C.045 0.045 0.

QUEUES

	MAXIMUM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	2 .	0.00	544	433	79.60	1.66	8.15	0	. 0
COREQ	1	0.01	549	. 0	0.	3.17	3.17	0	0
CPU	5	0.03	7148	6495	90.86	1.19	12.98	0	0
OTPUT	2	0.01	745	570	76.51	2.26	9.63	0	0
FHDRD	2	0.01	704	6C3	85.65	3.91	27.27	0	0
MHDRD	3	0.02	- 511	401	78.47	14.25	66.22	0	0
FHDWR	2	0.00	348	295	84.77	4.18	27.43	0	C
TAPOT	1	0.00	200	199	99.50	0.03	5.00	0	0

REFERENCE	ENTRIE	S MEAN ARC	UMENT	STANDARD DEVIATION	SUM OF A	ARGUMENTS	
TTIME	20	0 3057	8.785	35935.301	611	15757.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	С.	100.00	0.	-0.851
	5000	0	0.	0.	100.00	0.164	-0.712
	10000	133	66.50	66.50	33.50	0.327	-0.573
	15000	0	0.	66.50	33.50	0.491	-0.434
	20000	2	1.00	67.50	32.50	0.654	-0.294
	25000	4	2.00	69.50	30.50	0.818	-0.155
	30000	Ó	0.	69.50	30.50	0.981	-0.016
	35000	12	6.00	75.50	24.50	1.145	0.123
	40000	1	0.50	76.00	24.00	1.308	0.262
	45000	1	0.50	76.50	23.50	1.472	0.401
	50000	1	0.50	77.00	23.00	1.635	0.540
	55000	Ó	0.	77.00	23.00	1.799	0.680
	60000	7	3.50	80.50	19.50	1.962	0.819
	65000	0	0.	80.50	19.50	2.126	0.958
	70000	1	0.50	81.00	19.00	2.289	1.097
	75000	5	2.50	83.50	16.50	2.453	1.236
	80000	3	1.50	85.00	15.00	2.616	1.375
	85000	6	3.00	88.00	12.00	2.780	1.514
	90000	ž	1.00	89.00	11.00	2.943	1.654
	95000	5	2.50	91.50	8.50	3.107	1.793
	100000	1	0.50	92.00	8.00	3.270	1.932
	105000	i	0.50	92.50	7.50	3.434	2.071
	110000	. 4	2.00	94.50	5.50	3.597	2.210
	115000	1	0.50	95.00	5.00	3.761	2.349
	120000	3	1.50	96.50	3.50	3.924	2.488
•	VERFLOW	7	3.50	100.00	0.		
U	VERFLOW	,	3.00	100100	••		
AVE	RAGE VALUE	OF OVERFLOW =	129982.00	OO MAXIMUM VALU	E OF OVERFLO	w = 137534	
REFERENCE	ENTRI	ES MEAN AR	GUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	. 50	47 3	15.868 -	128.524	1	72780.000	
		OBSERVED	DED CENT	CUMULATIVE	CHMILL ATTVE	MULTIPLE	DEVIATION
			OF TOTAL		REMAINDER	OF MEAN	FROM MEAN
	LIMIT	FREQUENCY		0.	100.00	0.	-2.458
•	0	0	0.		10.05	1.583	1.433
	500	492	89.95	100.00	.0.	3.166	5.323
	1000	55	10.05	100.00	• • •	5.100	,,,,,,

THE REMAINING FREQUENCIES ARE ALL ZERO

82781 01 11-08-79 7.205 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 162

7 FUNCTION P2,L4
1,1/2,3/3,2/4,4
CLEAR
START 2,NP
628
630
631

82781 01 11-08-79 7.208 V-2 G P S S / 6 O O O GENERAL PURPOSE SIMULATOR SYSTEM PAGE 163

RESET 632 START 5,,,1 633

	CUF	RRENT	TOTAL		cu	RRENT	TOTAL		C U	RRENT	TOTAL		CUI	RRENT	TOTAL		CURRENT	TOTAL
1#	GENERT	0	212	2#	ENTER	0	212	3#	ASSIGN	0	212	4#	ASSIGN	0	212	5# ASSI	GN O	212
6#	PRIOR	0	212	7#	QUEUE	0	212	8#	BUFFER	0	212	9#	TRANSF	0	212	10# GATE	0	709
11#	ENTER	0	709	12#	ASSIGN	0	709	13#	DEPART	0	709	14#	LEAVE	0	709	15# QUEU	E 0	7155
16#	SEIZE	0	7155	17#	DEPART	0	7155	18#	ASSIGN	0	7155	19#	ADVANC	0	7155	20# RELE	AS O	7155
21#	TRANSF	0	7155	22#	TRANSF	0	6446	23#	LEAVE	0	497	24#	ASSIGN	0	497	25# ADVA	NC 5	497
26#	QUEUE	O	494	27#	TRANSF	0	494	28#	TEST	C	211	29#	LEAVE	0	211	30# LEAV	E 0	211
31#	TABULT	0	211	32#	TERM	0	211	33#	GENERT	0	311	34#	PREMPT	0	311	35# ADVA	NC O	311
36#	RETURN	0	311	37#	SEIZE	0	311	38#	SEIZE	0	311	39#	SEIZE	0	311	40# SEIZ	E 0	311
41#	ADVANC	0	311	42#	RELEAS	0	311	43#	RELEAS	0	311	44#	RELEAS	0	311	45# RELE	AS O	311
46#	TERM	0	311	52#	ASSIGN	0	89	53#	ASSIGN	0	182	54#	ASSIGN	0	182	55# ASSI	GN O	182
56#	ASSIGN	0	182	57#	ASSIGN	0	182	58#	ASSIGN	0	182	59#	ASSIGN	0	182	60# ASSI	GN O	182
61#	ASSIGN	0	182	62#	TRANSF	0	182	63#	ASSIGN	C	901	64#	LOOP	0	901	65# ASSI	GN O	179
66#	ASSIGN	0	179	67#	TRANSF	0	179	486	ASSIGN	0	722	69#	ASSIGN	0	722	70# ASSI	GN O	722
71#	TRANSF	0	722	72#	ASSIGN	0	182	73#	ASSIGN	0	182	74#	ASSIGN	0	182	75# TRAN	SF O	182
	ASSIGN	0	473	91#	ASSIGN	0	473		ASSIGN	0	734		ASSIGN	0	1374	94# ASSI	GN O	1943
95#	TEST	0	1943		BUFFER	0	1943		QUEUE	0	1943	98#	SEIZE	0	1943	99# DEPA	RT O	1943
	ADVANC	0	1943		RELEAS	0	1943		ASSIGN	0	1943		TRANSF	0	1943	112# BUFF		706
113#	TEST	0	706	114#	GATE	0	706	115#	ENTER	0	706	116#	SEIZE	0	706	117# SEIZ	E C	706
118#	PREMPT	0	706		DEPART	0	706	120#	ACVANC	0	706	121#	RETURN	0	706	122# ASSI	GN D	706
123#	ADVANC	0	7065		LOOP	0	7065	125#	QUEUE	0	709	126#	MARK	0	709	127# PREM	PT 0	709
128#	RELEAS	0	709	129#	RELEAS	0	709	130#	ADVANC	0	709	131#	RETURN	0	709	132# TRAN	SF O	709
133#	RELEAS	0	6356	_	RELEAS	0	6356		ADVANC	16	6356		SEIZE	0	6359	137# SEIZ	E 0	6359
	TRANSF	0	6359		BUFFER	0	967	160#		0	967		QUEUE	0	967	162# GATE	0	967
163#	ENTER	0	967	_	SEIZE	0	967		SEIZE	0	967		SEIZE	0	967	167# DEPA	RT C	967
	ADVANC	0	967		RELEAS	0	967		ASSIGN	C	967		ACVANC	0	4834	172# LOCF	С	4834
	PREMPT	0	966		RELEAS	0	966		RELEAS	0	966		ADVANC	0	966	177# RETU	_	966
	TEST	0	966		TABULT	0	708		ASSIGN	0	708		LEAVE	0	. 966	182# TRAN		966
	RELEAS	0	3868		RELEAS	0	3868		ADVANC	1	3868		SEIZE	0	3867	187# SEIZ		3867
-	TRANSF	0	3867		QUEUE	0	902		BUFFER	0	902		TEST	0	902	218# SEIZ	_	902
	SEIZE	0	902		DEPART	0	902		ADVANC	0	902	_	ADVANC	0	902	223# PREM	_	90 S
	ADVANC	0	2 O S		RETURN	0	905		RELEAS	0	9 C S		RELEAS	0	505	228# TRAN	-	902
	QUEUE	0	662	_	BUFFER	0	662		TEST	C	662		SEIZE	0	662	244# SEIZ		662
-	DEPART	0	662		ADVANC	0	662		ADVANC	0	662		ADVANC	0	662	249# PREM	_	662
	ADVANC	0	662		RETURN	o	662		RELEAS	0	662		RELEAS	0	662	254# TRAN		662
	QUEUE	0	497		BUFFER	0	497		TEST	0	497		SEIZE	0	497	271# SEIZ		497
	DEPART	0	497		ADVANC	0	497	-	ADVANC	0	497		PREMPT	0	497	276# ADVA		497
	RETURN	0	497		RELEAS	0	497		RELEAS	C	497		TRANSF	0	497	347# QUEU		211
	BUFFER	0	211		TEST	0	211		SEIZE	0	211		SEIZE	0	211	352# DEPA		211
	ADVANC	0	211		ADVANC	0	211		PREMPT	0	211		ADVANC	0	211	357# RETU		211
358#	RELEAS	0	211	359#	RELEAS	0	211	360#	TRANSF	0	211	375#	GENERT	0	5	376# TERM	0	5

TAPCN

211

25.65

0.0180

0.0180

100.00

0

0

***** FACILITIES *******

	•		AVE	RAGE UT	ILIZÄTION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	15029	6.05	0.3028	0.3028	0.	Α	100.00	0	0
CHANA	1710	31.16	0.1776	0.1776	0.	Α	100.00	0	0
CONTA	1710	31.16	0.1776	0.1776	0.	Α	100.00	0	0
CHANB	973	84.74	0.2748	0.2748	0.	A	100.00	0	0
CONTB	973	84.74	0.2748	0.2748	0.	A	100.00	0	0
MUXCH	11899	5.77	0.2287	0.2287	0.	Α	100.00	0	0
TMCON	11899	5.77	0.2287	0.2287	0.	Α	100.00	0	0
CHANC	211	25.65	C.0180	0.0180	C.	A	100.00	a	O

0.

****** STORAGES *****

	+ - AVERAGE UTILIZATION + +										
		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MAXIMUM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	26.77	233	34470.84	0.268	0.268	· 0.	A	100.00	5.5	35
TASKS	5	0.78	709	416.63	0.197	0.197	0.	A	100.00	1	5 !
BUFFI	25	21.36	725	8838.18	0.854	0.854	0.	A	100.00	16	25
BUFFO	5	0.30	967	91.73	0.059	0.059	0.	A	100.00	1	4

QUEUES

	MUMIXAM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	5	0.27	706	415	58.78	114.44	277.65	0	C
COREQ	1	0.01	709	0	С.	3.47	3.47	0	C
CPU	4	0.05	9098	8104	89.07	1.49	13.67	0 .	0
OTPUT	2	0.01	967	657	67.94	3.26	10.16	0	0
FHDRD	3	0.02	902	726	80.49	5.55	28.44	0	0
MHDRD	3	0.04	. 665	506	76.44	17.42	73.94	0	0
FHDWR	. 2	0.00	497	4 3 6	87.73	2.82	23.02	0	0
TAPOT	1	0.00	211	210	99.53	0.09	19.00	0	0

82781 01 11-08-79

TABLES

REFERENCE	· ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	21	1 3	8247.146	42036.519	81	070148.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	ŋ	0.	0.	100.00	0.	-0.910
	5000	0	0.	C •	100.00	0.131	-0.791
	10000	120	56.87	56.87	43.13	0.261	-0.672
•	15000	5	2.37	59.24	40.76	0.392	-0.553
	20000	1	0.47	59.72	40.28	0.523	-0.434
	25000	8	3.79	63.51	36.49	0.654	-0.315
	30000	0	0.	63.51	36.49	0.784	-0.196
	35000	6	2.84	66.35	33.65	0.915	-0.077
	40000	6	2.84	69.19	30.81	1.046	0.042
	45000	0	0.	69.19	30.81	1.177	0.161
	50000	5	2.37	71.56	28.44	1.307	0.280
	55000	2	0.95	72.51	27.49	1.438	0.399
	60000	2	0.95	73.46	26.54	1.569	0.517
	65000	0	0.	73.46	26.54	1.699	0.636
	70000	1	0.47	73.93	26.07	1.830	0.755
	75000	5	2.37	76.30	23.70	1.961	0.874
	80000	3	1.42	77.73	22.27	2.092	0.993
	85000	6	2.84	8C.57	19.43	2.222	1.112
	90000	3	1.42	81.99	18.01	2,353	1.231
	95000	5	2.37	84.36	15.64	2.484	1.350
	100000	2	0.95	85.31	14.69	2.615	1.469
	105000	2	0.95	86.26	13.74	2.745	1.588
	110000	ž	0.95	87.20	12.80		1.707
	115000	3	1.42	88.63	11.37		1.826
	120000	8	3.79	92.42	7.58		1.945
0 1	/ERFLOW	16	7.58	100.00	0.	36,31	10745
AVE	RAGE VALUE	OF OVERFLOW	= 126816.68	38 MAXIMUM VALU	E OF OVERFL	OW = 140476	
REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	70	18	324.685	134.541		229877.000	
	UPPER	OBSERVED	PER CENT	CHMIN ATTUE	CHMIN ATTUE	MILL TIOLS	NEW TATTON
	LIMIT	FREQUENCY	OF TOTAL	CUMULATIVE PERCENTAGE	CUMULATIVE REMAINDER	MULTIPLE OF MEAN	DEVIATION FROM MEAN
		0					
	0 500	646	0. 91.24	0. 91.24	100.00		-2.413
					8.76	1.540	1.303
	1000	61 1	8.62	99.86	0.14	3.080	5.019
	1500	1	. 0.14	100.00	0.	4.620	8.736
THI	REMAINING	FREQUENCIE	S ARE ALL ZE	RO.			

82781 01 11-08-79 7.221 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 171

RESET 57,71 635

BLOCK COUNTS

	С	URRENT	TOTAL		cu	RRENT	TOTAL		cu	IRRENT	TOTAL		cu	RRENT	TOTAL	cu	RRENT	TOTAL
1#	GENERT	0	215	2#	ENTER	0	215	3#	ASSIGN	0	215	4#	ASSIGN	0	215	5# ASSIGN	0	215
6#	PRIOR	0	215	7#	QUEUE	0	215	8#	BUFFER	0	215	9#	TRANSF	0	215	10# GATE .	0	686
11#	ENTER	0	686	12#	ASSIGN	0	686	13#	DEPART	0	686	14#	LEAVE	0	686	15# QUEUE	0	6891
16#	SEIZE	0	6891	17#	DEPART	0	6891	18#	ASSIGN	0	6891	19#	ADVANC	0	6891	20# RELEAS	0	6891
21#	TRANSF	0	6891	22#	TRANSF	0	6205	23#	LEAVE	0	475	24#	ASSIGN	0	475	25# ADVANC	6	475
26#	QUEUE	0	474	27#	TRANSF	0	474	28#	TEST	0	211	29#	LEAVE	0	211	30# LEAVE	0	211
31#	TABULT	0	211	32#	TERM	0	211	33#	GENERT	0	292	34#	PREMPT	0	292	35# ADVANC	0	292
36#	RETURN	0	292	37#	SEIZE	0	292	38#	SEIZE	0	292	39#	SEIZE	0	292	40# SEIZE	0	292
41#	ADVANC	0	292	42#	RELEAS	0	292	43#	RELEAS	0	292	44#	RELEAS	0	292	45# RELEAS	0	292
46#	TERM	0	292	52#	ASSIGN	0	86	53#	ASSIGN	0	163	54#	ASSIGN	0	163	55# ASSIGN	0	163
56#	ASSIGN	0	163	57#	ASSIGN	0	163	58#	ASSIGN	0	163	59#	ASSIGN	0	163	60# ASSIGN	0	163
61#	ASSIGN	0	163	62#	TRANSF	0	163	63#	ASSIGN	0	8 4 5	64#	LOOP	0	845	65# ASSIGN	0	162
66#	ASSIGN	0	162	67#	TRANSF	0	162	68#	ASSIGN	0	683	69#	ASSIGN	0	683	70# ASSIGN	0	683
	TRANSF		683	72#	ASSIGN	0	163	73#	ASSIGN	0	163	74#	ASSIGN	0	163	75# TRANSF	0	163
	ASSIGN	0	540	91#	ASSIGN	0	540	92#	ASSIGN	0	871	93#	ASSIGN	0	1387	94# ASSIGN	С	1936
	TEST	0	1936	96#	BUFFER	0	1936	97#	QUEUE	0	1936	98#	SEIZE	0	1936	99# DEPART	G	1936
	ADVANC	0	1936		RELEAS	0	1936		ASSIGN.	. 0	1936		TRANSF	0	1936	112# BUFFER	0	689
113#		0	689		GATE	0	689	115#	ENTER	0	689	116#	SEIZE	0	689	117# SEIZE	0	689
	PREMPT		689		DEPART	0	689		ADVANC	0	689		RETURN	0	689	122# ASSIGN	0	689
	ADVANC		6882		LOOP	0	6881		QUEUE	0	686	126#		0	686	127# PREMPT	0	686
	RELEAS	_	686		RELEAS	0	686		ADVANC	0	686		RETURN	0	686	132# TRANSF	0	686
	RELEAS		6195		RELEAS	0	6195		ACVANC	18	6195		SEIZE	0	6193	137# SEIZE	C	6193
	TRANSF		6193		BUFFER	0	941		TEST	0	941		QUEUE	0	941	162# GATE	0	941
	ENTER	0	941		SEIZE	0	941		SEIZE	0	941		SEIZE	0	941	167# DEPART	0	941
_	ADVANC	_	941		RELEAS	0	941	-	ASSIGN	0	941		ADVANC	0	4702	172# LOOP	0	4702
	PREMPT		941		RELEAS	0	941		RELEAS	0	941	_	ADVANC	0	941	177# RETURN	Ō	941
	TEST	0	941		TABULT	0	686		ASSIGN	0	686		LEAVE	0	941	182# TRANSF	0	941
	RELEAS		3761		RELEAS	0	3761		ADVANC	1	3761		SEIZE	Ō	3761	187# SEIZE	0	3761
	TRANSF		3761		QUEUE	0	845		BUFFER	C	845		TEST	0	845	218# SEIZE	0	845
	SEIZE	0	845		DEPART	0	845		ADVANC	0	845		ADVANC	0	845	223# PREMPT	0	845
	ADVANC	• -	845		RETURN	0	845		RELEAS	0	845		RELEAS	0	845	228# TRANSF	0	845
	QUEUE	0	626		BUFFER	0	626		TEST	0	626		SEIZE	0	626	244# SEIZE	0	626
	DEPART	_	626		ADVANC	0	626		ADVANC	0	626		ADVANC	0	626	249# PREMPT	0	626
	ADVANC	_	626		RETURN	0	626		RELEAS	0	626		RELEAS	0	626	254# TRANSF	Ü	626
	QUEUE	0	475		BUFFER	0	475		TEST	0	475	-	SEIZE	0	475	271# SEIZE	0	475
	DEPART		475 475		ADVANC	0	475		ADVANC	0	475		PREMPT	0	475	276# ADVANC	0	475
	RETURN				RELEAS	0	475		RELEAS	0	475		TRANSF	0	475	347# QUEUE	0	211
	BUFFER	-	211	-	TEST	0	211		SEIZE	0	211		SEIZE	0	211	352# DEPART	0	211
	ADVANC	_	211		ADVANC	0	211		PREMPT	0	211		ADVANC	0	211	357# RETURN	0	211
3 7 B #	RELEAS	0	211	2244	RELEAS	0	211	200#	TRANSF	0	211	313#	GENERT	0	5	376# TERM	C	5

7.233

	`		AVE	RAGE UT	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	14533	6.16	0.2982	0.2982	C.	A	100.00	0	0
CHANA	1612	31.25	0.1679	0.1679	0.	A	100.00	0	0
CONTA	1612	31.25	0.1679	0.1679	0.	A	100.00	0	0
CHANB	918	80.75	0.2471	0.2471	0.	Α	100.00	0	0
CONTB	918	80.75	0.2471	0.2471	0.	A	100.00	C	0
MUXCH	11584	5.75	0.2219	0.2219	0.	A	100.00	8.5	0
TMCON	11584	5.75	0.2219	0.2219	0.	A	100.00	85	0
CHANC	211	25.05	0.0176	0.0176	0.	A	100.00	0	0
TAPCN	211	25.05	0.0176	0.0176	0.	A	100.00	0	0

STCRAGES

	AVERAGE UTILIZATION												
		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	. CURRENT	MUMIXAM		
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS		
TERMS	100	25.98	237	32887.14	C.260	0.260	0.	A	100.00	26	37		
TASKS	5	0.95	687	415.86	C.190	0.190	0.	A	100.00	1	5		
BUFFI	25	20.79	705	8845.80	C.832	0.832	0.	Α	100.00	19	25		
BUFFO	5	0.20	942	92.57	0.058	0.058	n .	Δ	100.00	1	4		

QUEUES

	MUMIXAM	AVERAGE	TOTAL	ZERC	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	7	0.30	689	438	63.57	129.53	355.55	٥	, ο
COREQ	2	0.01	686	. 0	0.	4.17	4.17	O	·O
CPU	5	0.05	8827	7678	86.98	1.86	14.32	0	(C
OTPUT	2	0.01	941	611	64.93	4.14	11.81	0	(O
FHDRD	2	0.02	845	669	79.17	6.00	28.78	0	√C
MHDRD	3	0.04	626	469	74.92	17.14	68.36	0	:O
FHDWR	1	0.00	475	416	87.58	2.01	16.15	0	Q
TAPOT	1	0.00	211	208	98.58	0.24	16.67	0	0

TABLES

REFERENCE	· ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	2 1	1 3	35741.355	38248.323	7	541426.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-0.934
	5000	0	0.	ő.	100.00		-0.804
	10000	125	59,24	59.24	40.76		-0.673
	15000	1	0.47	59.72	40.28	0.420	-0.542
	20000	Ó	Ö.	59.72	40.28	0.560	-0.412
	25000	5	2.37	62.09	37.91	0.699	-0.281
	30000	ź	0.95	63.03	36.97		-0.150
	35000.	6	2.84	65.88	34.12		
	40000	ž	0.95		_	0.979	-0.019
	45000	3	1.42	66.82	33.18	1.119	0.111
	50000	8	3.79	68.25	31.75	1.259	0.242
	55000	3		72.04	27.96	1.399	0.373
	60000	6	1.42	73.46	26.54	1.539	0.504
	65000	0	2.84	76.30	23.70	1.679	0.634
		<u>'</u>	0.47	76.78	23.22		0.765
	70000	3	1.42	78.20	21.80	1.959	0.896
	75000	3	0.95	79.15	20.85	2.098	1.026
	80000	3	1.42	80.57	19.43	2.238	1.157
	85000	10	4.74	85.31	14.69	2.378	1.288
	90000	2	0.95	86.26	13.74	2.518	1.419
	95000	2	0.95	87.20	12.80	2.658	1.549
	100000	4	1.90	89.10	10.90		1.680
	105000	4	1.90	91.00	9.00		1.811
	110000	4	1.90	92.89	7.11	3.078	1.941
	115000	4	1.90	94.79	5.21	3.218	2.072
	120000	1	0.47	95.26	4.74	3.357	2.203
o v	ERFLOW	10	4.74	100.00	0.	3,37,	2.203
AVER	AGE VALUE	OF OVERFLOW	V = 128027.00	OG MAXIMUM VALUE	E OF OVERFL	ow = 137785	
REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	•
RESPN	68	6	320.159	140.158	;	219629.000	
	UPPER	OBSERVED	PER CENT				
	LIMIT			CUMULATIVE	CUMULATIVE		DEVIATION
		FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER	OF MEAN	FROM MEAN
	0	0	0.	0.	100.00	0.	-2.284
	500	625	91.11	91.11	8.89	1.562	1.283
	1000	60	8.75	99.85	0.15	3.123	4.851
	1500	1	. 0.15	100.00	0.	4.685	8.418
THE	REMAINING	FREQUENCIE	S ARE ALL ZEI	RO .			

THE REMAINING FREQUENCIES ARE ALL ZERO.

82781 01 11-08-79 7.233 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 180

RESET 5,,,1 636
637

PAGE 181

TERMINAL STATISTICS * ABSOLUTE CLOCK = 1020000 300000 RELATIVE CLOCK =

BLOCK COUNTS

	CU	RRENT	TOTAL		cu	RRENT	TOTAL		CI	JRRENT	TOTAL		Cι	JRRENT	TOTAL		cu	RRENT	TOTAL
1#	GENERT	0	178	2#	ENTER	0	178	3#	ASSIGN	0	178	4#	ASSIGN	0	178	5#	ASSIGN	0	178
6#	PRIOR	0	178	7#	QUEUE	Ö	178	8#	BUFFER	Ö	178	9#	TRANSF	Ō	178	10#	GATE	Ö	575
	ENTER	Õ	575		ASSIGN	Ō	575		DEPART	Ō	575		LEAVE	Ō	575		QUEUE	Ö	5996
	SEIZE	ō	5996		DEPART	ō	5996		ASSIGN	Ō	5996	19#	ADVANC	0	5996	20#	RELEAS	ā	5996
	TRANSF	Ö	5996		TRANSF	Õ	5421		LEAVE	Ō	397		ASSIGN	ō	397		ADVANC	4	397
26#	QUEUE	Ō	399	27#	TRANSF	0	399	28#	TEST	С	178	29#	LEAVE	0	178	30#	LEAVE	0	178
31#	TABULT	Ō	178		TERM	Ó	178	33#	GENERT	С	305		PREMPT	0	305	35#	ADVANC	0	305
	RETURN	0	305	37#	SEIZE	0	305	38#	SEIZE	0	305	39#	SEIZE	0	305	40#	SEIZE	0	305
41#	ADVANC	Ō	305	42#	RELEAS	0	305	43#	RELEAS	0	305	44#	RELEAS	0	305	45#	RELEAS	. 0	305
46#	TERM	0	305	52#	ASSIGN	O	80	53#	ASSIGN	0	162	54#	ASSIGN	0	162	55#	ASSIGN	0	162
	ASSIGN	0	162	57#	ASSIGN	0	162	58#	ASSIGN	0	162	594	ASSIGN	0	162	60#	ASSIGN	0	162
61#	ASSIGN	0	162	62#	TRANSF	0	162	63#	ASSIGN	C	787	64#	LOOP	0	787	65#	ASSIGN	0	161
66#	ASSIGN	0	161	67#	TRANSF	0	161	68#	ASSIGN	0	626	69#	ASSIGN	0	626	70#	ASSIGN	0	626
71#	TRANSF	0	626	72#	ASSIGN	0	162	73#	ASSIGN	0	162	74#	ASSIGN	0	162	75#	TRANSF	0	162
90#	ASSIGN	0	364	91#	ASSIGN	0	364	92#	ASSIGN	0	5 5 5	93#	ASSIGN	0	1156	94#	ASSIGN	0	1605
95#	TEST	0	1605	96#	BUFFER	0	1605	97#	QUEUE	0	1605	98#	SEIZE	0	1605	99#	DEPART	0	1605
100#	ADVANC	0	1605	101#	RELEAS	0	1605	102#	ASSIGN	0	1605	103#	TRANSF	0	1605	112#	BUFFER	0	577
113#	TEST	0	577	114#	GATE	0	577	115#	ENTER	0	577	116#	SEIZE	0	577	117#	SEIZE	0	577
118#	PREMPT	0	577	119#	DEPART	0	57 7	120#	ACVANC	0	577	121#	RETURN	0	577	122#	ASSIGN	0	577
123#	ADVANC	0	5774	124#	LOOP	0	5775	125#	QUEUE	0	575	126#	MARK	0	575	127#	PREMPT	0	575
128#	RELEAS	0	575	129#	RELEAS	0	575	130#	ADVANC	0	575	131#	RETURN	0	575	132#	TRANSF	0	575
133#	RELEAS	0	5200	134#	RELEAS	0	5200	135#	ADVANC	21	5200	136#	SEIZE	0	5197	137#	SEIZE	0	5197
138#	TRANSF	0	5197	1594	BUFFER	0	812	160#	TEST	0	812	161#	QUEUE	0	812	162#	GATE	0	812
163#	ENTER	0	812	164#	SEIZE	0	812	165#	SEIZE	0	812	166#	SEIZE	0	812	167#	DEFART	0	812
168#	ADVANC	0	812	169#	RELEAS	0	812	17C#	ASSIGN	C	812	171#	ADVANC	0	4062	172#	LOCP	0	4062
173#	PREMPT	0	812	174#	RELEAS	0	812	175#	RELEAS	0	812		ADVANC	0	812		RETURN	٠ ٥	812
178#	TEST	0	812	179#	TABULT	0	575	180#	ASSIGN	0	575		LEAVE	0	. 812		TRANSF	0	812
183#	RELEAS	0	3250		RELEAS	0	3250		ADVANC	1	3250		SEIZE	0	3250		SEIZE	0	3250
	TRANSF	0	3250	215#	QUEUE	0	786	216#	BUFFER	0	786		TEST	0	786		SEIZE	0	786
	SEIZE	0	786		DEPART	0	786		ADVANC	O	786		ADVANC	0	786		PREMPT	Q	786
	ADVANC	0	786		RETURN	0	786		RELEAS	С	786		RELEAS	0	786		TRANSF	C	786
	QUEUE	0	5 3 1		BUFFER	0	531		TEST	C	5 3 1		SEIZE	0	531		SEIZE	0	531
245#	DEPART	0	531		ADVANC	0	531		ADVANC	0	5 3 1		ADVANC	0	531	-	PREMPT	0	531
	ADVANC	0	531		RETURN	0	5 3 1		RELEAS	0	5 3 1		RELEAS	0	531		TRANSF	0	531
	QUEUE	0	397		BUFFER	0	397		TEST	0	397		SEIZE	0	397	-	SEIZE	0	397
	DEPART	0	397		ADVANC	0	397		ADVANC	0	397		PREMPT	0	397		ADVANC	0	397
	RETURN	0	397		RELEAS	0	397		RELEAS	0	397		TRANSF	0	397	_	QUEUE	C	179
	BUFFER	0	179		TEST	0	179		SEIZE	0	179		SEIZE	0	179		DEPART	0	179
	ADVANC	0	179		ADVANC	0	179		PREMPT	0	179		ADVANC	0	179	357#		0	179
358#	RELEAS	0	179	359#	RELEAS	0	179	360#	TRANSF	0	179	5/5#	GENERT	0	5	5/6#	TERM	0	5

	•		AVE	RAGE UT	ILIZATION -	-			
	# OF	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	12575	6.15	0.2579	0.2579	C .	Α	100.00	0	0
CHANA	1488	31.43	0.1559	0.1559	0.	Α	100.00	0	0
CONTA	1488	31.43	0.1559	0.1559	0.	Α	100.00	0	0
CHANB	836	79.76	0.2223	0.2223	0.	Α	100.00	0	0
CONTB	836	79.76	0.2223	0.2223	0.	Α	100.00	0	0
MUXCH	9837	5.85	0.1917	0.1917	0.	Α	100.00	0	0
TMCON	9837	5.85	0.1917	0.1917	0.	Α	100.00	0	0
CHANC	179	25.25	0.0151	0.0151	0.	Α	100.00	0	0
TAPCN	179	25.25	0.0151	0.0151	0.	A	100.00	0	0

- - AVERAGE UTILIZATION - -AVERAGE AVERAGE TOTAL AVAIL. UNAVAIL. CURRENT PERCENT CURRENT MUMIXAM REFERENCE CAPACITY CONTENTS TIME STATUS CONTENTS CONTENTS ENTRIES TIME/UNIT TIME TIME AVAILABILITY 100.00 33 TERMS 100 21.68 204 31885.57 0.217 0.217 0. Α 26 . 5 TASKS 5 0.80 576 416.64 0.160 0.160 0. 100.00 1 BUFFI 25 17.44 596 8780.63 0.698 0.698 0. 100.00 21 25 5 0.25 813 100.00 3 **BUFFO** 91.55 0.050 0.050 0. 1

	MUMIXAM	AVERAGE	TOTAL	ZERO	PERCENT	TOTAL AVG.	NZERO AVG.	QTABLE	CURRENT
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	4 .	0.04	577	428	74.18	22.23	86.08	0	•0
COREQ	1	0.01	575	. 0	C.	3.25	3.2.5	0	0
CPU	4	0.04	7601	6851	90.13	1.47	14.86	0	0
OTPUT	2	0.01	812	606	74.63	2.54	10.02	0	0
FHDRD	3	0.01	786	639	81.30	4.92	26.30	0	0
MHDRD	2	0.03	- 531	416	78.34	14.61	67.48 ,	0	0
FHDWR	2	0.01	397	325	81.86	5.00	27.57	0	0
TAPOT	1	0.00	179	175	97.77	0.35	15.50	0	C

REFERENCE	ENT	RIES MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME		178	37052.443	39463.883	6	595335.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY		PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-0.939
	5000	0	0.	C.	100.00		-0.812
	10000	97	54.49	54.49	45.51		-0.685
	15000	2	1.12	55.62	44.38		-0.559
	20000	4	2.25	57.87	42.13		-0.432
	25000	7	3.93	61.80	38.20		-0.305
	30000	Ô	0.	61.80	38.20		-0.179
	35000	6	3.37	65.17	34.83		-0.052
	40000	3	1.69	66.85	33,15		0.075
	45000	٠. ڏ	2.25	69.10	30.90		0.201
	50000	7	3.93	73.03	26.97		0.328
	55000	2	1.12	74.16	25.84	1.484	0.455
	60000	6	3.37	77.53	22.47		0.581
	65000	1	0.56	78.09	21.91	1.754	0.708
	70000	ż	1.12	79.21	20.79		
	75000	3	1.69	80.90	19.10		0.835 0.962
	80000	ž	1.12	82.02	17.98		1.088
	85000	ō	0.	82.02	17.98		
	90000	0	0.	82.02	17.98		1.215
	95000	3	1.69	83.71			1.342
	100000	5	2.81	86.52	16.29		1.468
	105000	,	1.12	87.64	13.48		1.595
	110000	7	3.93	91.57	12.36		1.722
	115000	3	1.69		8.43		1.848
	120000				6.74		1.975
	ERFLOW	11	0.56		6.18	3.239	2.102
0 v	EKFLUW	11	6.18	100.00	0.		
AVER	AGE VAL	JE OF OVERFLO	W = 126689.5	45 MAXIMUM VALU	E OF OVERFL	ow = 135518	
REFERENCE	ENT	RIES MEAN	ARGUMENT	·STANDARD DEVIATION	SUM OF	ARGUMENTS	·
RESPN		575	318.544	135.484		183163.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY		PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-2.351
	500	520	90.43		9.57		1.339
	1000	54	9.39		0.17		5.030
	1500	1	. 0.17	100.00	0.	4.709	8.720
TUC		·	ES ADE ALL 7E		•	7.107	0.,20

THE REMAINING FREQUENCIES ARE ALL ZERO-

82781 01 11-08-79 7.244 V-2 G P S S / 6 0 0 0 GENERAL PURPOSE SIMULATOR SYSTEM PAGE 189

RESET
START 5,,,1
638
639

PAGE 190

BLOCK COUNTS

	cu	RRENT	TOTAL		ςυ	RRENT	TOTAL		cu	RRENT	TOTAL		cu	RRENT	TOTAL		С	URRENT	TOTAL
1#	GENERT	0	185	2#	ENTER	0	185	3#	ASSIGN	0	185	4#	ASSIGN	0	185	5#	ASSIGN	0	185
	PRIOR	Ō	185	7#	QUEUE	Õ	185	8#	BUFFER	0	185	9#	TRANSF	0	185	10#	GATE	C	633
	ENTER	ŏ	633		ASSIGN	ō	633		CEPART	Ċ	633	14#	LEAVE	0	633	15#	QUEUE	0	6405
16#	SEIZE	Ó	6405	17#	DEPART	0	6405	18#	ASSIGN	0	6405	19#	ADVANC	1	6405	20#	RELEAS	0	6404
21#	TRANSF	Ö	6404	22#	TRANSF	0	5772	23#	LEAVE	0	439	24#	ASSIGN	0	439	25#	ADVANC	2	439
26#	QUEUE	Ø	441	27#	TRANSF	0	441	28#	TEST	O	194	29#	LEAVE	0	194	30#	LEAVE	0	194
31#	TABULT	0	194	32#	TERM	0	194	33#	GENERT	0	314	34#	PREMPT	0	314	35#	ADVANC	0	314
36#	RETURN	0	314		SEIZE	0	314	38#	SEIZE	0	314	39#	SEIZE	0	314	40#	SEIZE	0	314
41#	ADVANC	1	314	42#	RELEAS	0	313	43#	RELEAS	0	313	44#	RELEAS	0	313	45#	RELEAS	0	313
46#	TERM	0	313	52#	ASSIGN	0	71	53#	ASSIGN	0	144	54#	ASSIGN	0	144	55#	ASSIGN	0	144
56#	ASSIGN	0	144	57#	ASSIGN	0	144	58#	ASSIGN	0	144	59#	ASSIGN	0	144	60#	ASSIGN	C	144
61#	ASSIGN	0	144	62#	TRANSF	0	144	63#	ASSIGN	0	799	64#	L00P	0	799	65#	ASSIGN	0	156
66#	ASSIGN	0	156	67#	TRANSF	0	156	68#	ASSIGN	0	643	69#	ASSIGN	0	643	70#	ASSIGN	0	643
71#	TRANSF	0	643	72#	ASSIGN	0	144	734	ASSIGN	0	144	74#	ASSIGN	0	144	75#	TRANSF	0	144
90#	ASSIGN	0	480	91#	ASSIGN	0	480	92#	ASSIGN	C	755	93#	ASSIGN	0	1267	94#	ASSIGN	C	1784
95#	TEST	0	1784	96#	BUFFER	0	1784	97#	Q U E U E	C	1784	98#	SEIZE	0	1784	99#	DEPART	0	1784
100#	ADVANC	0	1784	101#	RELEAS	0	1734	102#	ASSIGN	0	1784	103#	TRANSF	0	1784		BUFFER	0	626
113#	TEST	0	626	114#	GATE	0	626	115#	ENTER	0	626	116#	SEIZE	0	626	117#	SEIZE	0	626
118#	PREMPT	0	626	119#	DEPART	0	626	120#	ADVANC	0	626	121#	RETURN	0	626	122#	ASSIGN	0	626
123#	ADVANC	0	6284	124#	LOOP	0	6284	125#	QUEUE	0	633		MARK	0	633		PREMPT	0	633
128#	RELEAS	0	633	129#	RELEAS	0	633	13G#	ADVANC	0	633	131#	RETURN	0	633		TRANSF	C	633
133#	RELEAS	0	5651	134#	RELEAS	0	5651	135#	ADVANC	14	5651		SEIZE	0	5658		SEIZE	C	5658
138#	TRANSF	0	5658		BUFFER	0	879		TEST	0	879		QUEUE	0	879	162#		C	879
163#	ENTER	0	879	164#	SEIZE	0	879	165#	SEIZE	0	879		SEIZE	0	879		DEPART	0	879
168#	ADVANC	0	879	169#	RELEAS	0	879	17C#	ASSIGN	Ö	879		ADVANC	0	4397	172#		0	4397
173#	PREMPT	0	880		RELEAS	0	880		RELEAS	0	880		ADVANC	0	880		RETURN	_	088
178#	TEST	0	980	179#	TABULT	0	634		ASSIGN	0	634		LEAVE	-	. 880		TRANSF	0	088
-	RELEAS	0	3517		RELEAS	0	3517		ADVANC	C	3517		SEIZE	0	3518		SEIZE	0	3518
	TRANSF	0	3518		QUEUE	0	799	_	BUFFER	С	799		TEST	0	799		SEIZE	0	799
219#	SEIZE	0	799		DEPART	0	799		ADVANC	0	799		ADVANC	0	799		PREMPT	_	799
-	ADVANC	0	799		RETURN	0	799		RELEAS	0	799		RELEAS	Q	,799		TRANSF	0	799
	QUEUE	0	590		BUFFER	0	590		TEST	0	590		SEIZE	0	590		SEIZE	0	590
	DEPART	0	590		ADVANC	0	590		ADVANC	0	590		ADVANC	0	590	_	PREMPT	_	590
	ADVANC	0	590		RETURN	0	590		RELEAS	0	5 9 C		RELEAS	0	590		TRANSF	0	590
	O NENE	0	439		BUFFER	0	439		TEST	0	. 439		SEIZE	0	439		SEIZE	G	439
	DEPART	0	439		ADVANC	0	439		ADVANC	0	439		PREMPT	0	439		ADVANC		439
	RETURN	0	439		RELEAS	0	439		RELEAS	0	439		TRANSF	0	439	_	QUEUE	0	193
	BUFFER	0	193		TEST	0	193		SEIZE	0	193		SEIZE	0	193		DEPART	-	193
	ADVANC	0	193		ADVANC	0	193		PREMPT	0	193	-	ADVANC	0	193		RETURN		193
358#	RELEAS	0	193	359#	RELEAS	0	193	360#	TRANSF	0	193	375#	GENERT	0	5	376#	TERM	0	5

CHOPENT

NZEDO AUG

************** FACILITIES ******

-	-	AVERAGE	UTILIZATION

TOTAL

82781 01 11-08-79

	# O F	AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	TRANSAC	TION NUMBER
REFERENCE	ENTRIES	TIME/TRAN	TIME	TIME	TIME	STATUS	AVAILABILITY	SEIZING	PREEMPTING
CPU	13542	6.24	0.2815	0.2815	0.	A	100.00	91	0
CHANA	1552	31.83	0.1647	0.1647	0.	Α	100.00	83	0
CONTA	1552	31.83	0.1647	0.1647	0.	A	100.00	83	0
CHANB	904	81.76	0.2464	0.2464	0.	Α	100.00	83	0
CONTB	904	81.76	0.2464	0.2464	0.	Α	100.00	83	0
MUXCH	10681	5.81	0.2068	0.2068	0.	A	100.00	0	0
TMCON	10681	5.81	0.2063	0.2068	0.	Α	100.00	0	0
CHANC	193	25.02	0.0161	0.0161	0.	A	100.00	0	0
TAPCN	193	25.02	0.0161	0.0161	0.	A	100.00	0	0

- - AVERAGE UTILIZATION - -

		AVERAGE		AVERAGE	TOTAL	AVAIL.	UNAVAIL.	CURRENT	PERCENT	CURRENT	MAXIMUM
REFERENCE	CAPACITY	CONTENTS	ENTRIES	TIME/UNIT	TIME	TIME	TIME	STATUS	AVAILABILITY	CONTENTS	CONTENTS
TERMS	100	23.64	211	33614.35	C.236	0.236	. 0.	A	100.00	17	33
TASKS	5	0.89	634	419.26	C.177	C.177	0.	A	100.00	1	5
BUFFI	25	18.98	647	8802.21	0.759	0.759	0.	Α	100.00	14.	25
BUFFO	5	0.27	880	92.12	0.054	0.054	0.	A	100.00	0	3

************** QUEUES

	MAXIMUM	AVERAGE	IUIAL	ZERU	PERCENT	TOTAL AVG.	NZEKU AVG.	MINBLE	LOKKENI
REFERENCE	CONTENTS	CONTENTS	ENTRIES	ENTRIES	ZEROS	TIME/TRAN	TIME/TRAN	NUMBER	CONTENTS
INPUT	5	0.07	626	450	71.88	33.93	120.68	0	0
COREQ	1	0.01	633	0	0.	3.15	3,15	0	0
CPU	5	0.05	8189	7246	88.48	1.67	14.50	0	0
OTPUT	2	0.01	879	618	70.31	3.35	11.28	0	C
FHDRD	3	0.01	. 799	644	80.60	4.66	24.01	0	0
MHDRD	. 3	0.03	590	449	76.10	16.75	70.07	0	C
FHDWR	2	.0.01	439	373	84.97	3.84	25.53	0	0
TAPOT	1	0.00	193	192	99.48	0.10	19.00	0	0

TABLES

REFERENCE	ENTRI	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
TTIME	19)4	0246.392	43350.287	7	807800.000	
	UPPER	OBSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00		-0.928
	5000	0	0.	0.	100.00		-0.813
	10000	109	56.19	56.19	43.81	0.248	-0.698
	15000	3	1.55	57.73	42.27		-0.582
	50000	1	0.52	58.25	41.75		-0.467
	25000	8	4.12	62.37	37.63		-0.352
	30000	0	0.	62.37	37.63		-0.236
	35000 .	4	2.06	64.43	35.57		-0.121
	40000	5	2.58	67.01	32.99		-0.006
	45000	1	0.52	67.53	32.47		0.110
	50000	1	0.52	68.04	31.96	1.242	0.225
	55000	1	0.52	68.56	31.44	1.367	0.340
	60000	5	2.58	71.13	28.87		0.456
	65000	3	1.55	72.68	27.32		0.571
	70000	3	1.55	74.23	25.77	1.739	0.686
	75000	0	ŋ .	74.23	25.77	1.864	0.802
	80000	2	1.03	75.26	24.74	1.988	0.917
	85000	7	3.61	78.87	21.13	2.112	1.032
	90000	2,	1.03	79.90	20.10	2.236	1.148
	95000	4	2.06	81.96	18.04	2.360	1.263
	100000	4	2.06	84.02	15.98	2.485	1.378
	105000	4	2.06	86.08	13.92	2.609	1.494
	110000	3	1.55	87.63	12.37	2.733	1.609
	115000	2	1.03	88.66	11.34	2.857	1.724
	120000	6	3.09	91.75	8.25	2.982	1.840
0 V	ERFLOW	16	8.25	100.00	0.		
AVER	AGE VALUE	OF OVERFLOW	= 130153.50	OO MAXIMUM VALUE	OF OVERFL	OW ≠ 137325	
REFERENCE	ENTRIE	S MEAN	ARGUMENT	STANDARD DEVIATION	SUM OF	ARGUMENTS	
RESPN	63	14	322.021	132.421		204161.000	
	UPPER	OSSERVED	PER CENT	CUMULATIVE	CUMULATIVE	MULTIPLE	DEVIATION
	LIMIT	FREQUENCY	OF TOTAL	PERCENTAGE	REMAINDER		FROM MEAN
	0	0	0.	0.	100.00	0.	-2.432
	500	572	90.22	90.22	9.78	1.553	1.344
	1000	62	9.78	100.00	C.	3.105	5.120
7115			•		-	3.103	J. 120

THE REMAINING FREQUENCIES ARE ALL ZERO

APPENDIX C

Experimental Results
Tabulation

Simulation Results Experiment 1

•	Run 1	Run 2	Run 3	Run 4	Combined
Tasks Started	164	199	191	146	700
Tasks Finished	160	167	173	131	631
Average Terms. Active	33.3	45.7	75.6	96.5	62.8
Maximum Terms. Active	44	68	87	100	100
Average Input Buffers	15	15	.15	15	15
Maximum Input Buffers	15	15	15	15	15
Average Input Queve	14.7	27.2	57.2	77.8	44.2
Maximum Input Queve	27	51	70	85	85
Input Queve . Wait Time	8641	15015	30672	40470	23700
System/Terminal Interactions	497	497	497	497	1988
Response Time	296.6	297.4	293.1	301.6	297.2
Total Task Turnaround	50802	61003	105693	160113	94403

NOTE: All time expressed in milliseconds

Simulation Results Experiment 2

	Run 1	Run 2	Run 3	Run 4	Combined
Tasks Started	195	225	221	168	809
Tasks Finished	206	220	220	176	822
Average Terms. Active	21.6	25.1	28.7	18.7	23,5
Maximum Terms. Active	31	33	39	30	39
Average Input Buffers	17.6	20.2	22.0	15.1	18.7
Maximum Input Buffers	25	25	25	25	25
Average Input Queve	.01	.19	1.54	.02	.44
Maximum Input Queve	2	5	11	3	11
Input Queve Wait Time	5.9	85.0	638.5	13.6	185.8
System/Terminal Interactions	589	670	723	505	2487
Response Time	308.6	333.0	319.4	311.4	318,1
Total Task Turnaround	32044	34272	39415	33896	34907

NOTE: All time expressed in milliseconds

Simulation Results

Experiment 3

	Run 1	Run 2	Run 3	Run 4	Combined
Tasks Started	191	220	196	197	804
Tasks Finished	203	213	202	200	818
Average Terms. Active	24.5	27.9	23.9	20,2	24.1
Maximum Terms. Active	35	45	36	29	45
Average Input Buffers	19.8	21.0	19.1	16,5	19.1
Maximum Input Buffers	25	25	25	25	25
Average Input Queue	.19	1.94	.17	.0	.6
Maximum Input Queue	6	17	8	2	17
Input Queue Wait Time	88	831.3	80.1	1.76	250.3
System/Terminal Interactions	658	694	638	547	2537
Response Time	322.8	322.5	323.8	315.9	321.3
Total Task Turnaround	37024	39066	36517	30579	35797

NOTE: All times expressed in milliseconds

Simulation Results Experiment 4

	Run 1	Run 2	Run 3	Run 4	Combined
Tasks Started	212	215	178	185	790
Tasks Finished	211	211	178	194	794
Average Terms, Active	26.8	26.0	21.7	23.6	24.5
Maximum Terms. Active	35	37	33	33	37
Average Input Buffers	21,7	20.8	17.4	19.0	19.7
Maximum Input Buffers	25	25	25	25	25
Average Input Queue	.27	.3	.03	.07	.17
Maximum Input Queue	5	· 7	4	5	7
Input Queue Wait Time	114,4	129.5	22.2	33,9	75.0
System/Terminal Interactions	708	686	575	634	2603
Response Time	324.7	320.2	318.5	322.0	321.4
Total Task Turnaround	38247	35741	37052	40246	37822

NOTE: All times are expressed in milliseconds.